Multilayer electronic component and method of manufacturing the same

US2016293328A1 · US · A1

Patent metadata
FieldValue
Publication numberUS-2016293328-A1
Application numberUS-201614990326-A
CountryUS
Kind codeA1
Filing dateJan 7, 2016
Priority dateApr 1, 2015
Publication dateOct 6, 2016
Grant date

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A method of manufacturing a multilayer electronic component comprises steps of: preparing first insulating sheets having internal electrode patterns formed thereon; moving one or more of the first insulating sheets having the internal electrode patterns formed thereon onto a lower mold; arranging a second insulating sheet to be disposed between an internal electrode pattern disposed in an uppermost position among the internal electrode patterns formed on the lower mold and an upper mold and pressing the first insulating sheets having the internal electrode patterns formed thereon by the upper mold to form a laminate; and sintering the laminate to form a multilayer body. In a cross section in a width-thickness direction of the internal electrode pattern included in the multilayer body, 0.45≦t 2 /t 2 ≦1.0, where t 1 is a thickness of one side of the internal electrode pattern in relation to a central line connecting both vertices of the internal electrode pattern in a width direction and t 2 is a thickness of the other side of the internal electrode pattern in relation to the central line and t 2 is larger than or equal to t 1 .

First claim

Opening claim text (preview).

What is claimed is: 1 . A method of manufacturing a multilayer electronic component, comprising steps of: preparing first insulating sheets having internal electrode patterns formed thereon; moving one or more of the first insulating sheets having the internal electrode patterns formed thereon onto a lower mold; arranging a second insulating sheet to be disposed between an internal electrode pattern disposed in an uppermost position among the internal electrode patterns formed on the lower mold and an upper mold and pressing the first insulating sheets having the internal electrode patterns formed thereon by the upper mold to form a laminate; and sintering the laminate to form a multilayer body, wherein, in a cross section in a width-thickness direction of the internal electrode pattern included in the multilayer body, 0.45≦t 1 /t 2 ≦1.0, where t 1 is a thickness of one side of the internal electrode pattern in relation to a central line connecting both vertices of the internal electrode pattern in a width direction and t 2 is a thickness of the other side of the internal electrode pattern in relation to the central line and t 2 is larger than or equal to t 1 . 2 . The method of claim 1 , wherein an elongation of the second insulating sheet is 10% to 50%. 3 . The method of claim 1 , wherein a rate of increase of a line width of the internal electrode pattern after being pressed is 16% or less. 4 . The method of claim 1 , wherein the step of arranging the second insulating sheet to be disposed between the internal electrode pattern disposed in the uppermost position among the internal electrode patterns formed on the lower mold and the upper mold and the pressing of the first insulating sheets having the internal electrode patterns formed thereon by the upper mold, the second insulating sheet is attached to a pressing surface of the upper mold, and the first insulating sheets having the internal electrode patterns formed thereon is pressed by the upper mold onto which the second insulating sheet is attached. 5 . The method of claim 1 , wherein the step of moving one or more of the first insulating sheets having the internal electrode patterns formed thereon onto the lower mold comprises the upper mold onto which the second insulating sheet is attached pressing the first insulating sheets having the internal electrode patterns formed thereon to thereby be moved onto the lower mold. 6 . The method of claim 1 , wherein the step of moving one or more of the first insulating sheets having the internal electrode patterns formed thereon onto the lower mold comprises peeling the first insulating sheets having the internal electrode patterns formed thereon from carrier films and then moving the first insulating sheets having the internal electrode patterns formed thereon onto the lower mold. 7 . The method of claim 1 , wherein the step of moving one or more of the first insulating sheets having the internal electrode patterns formed thereon onto the lower mold comprises positioning the first insulating sheets on the lower mold, and positioning the internal electrode patterns on the first insulating sheets. 8 . A multilayer electronic component comprising: a multilayer body in which a plurality of insulating layers and internal electrode patterns are stacked, wherein in a cross section in a width-thickness direction of the internal electrode pattern included in the multilayer body, 0.45≦t 1 /t 2 ≦1.0, where t 1 is a thickness of one side of the internal electrode pattern in relation to a central line connecting both vertices of the internal electrode pattern in a width direction to each other and t 2 is a thickness of the other side of the internal electrode pattern in relation to the central line, and t 2 is larger than or equal to t 1 .

Assignees

Inventors

Classifications

  • H01F41/02Primary

    for manufacturing cores, coils, or magnets (H01F41/14 takes precedence; for dynamo-electric machines H02K15/00) · CPC title

  • Printed windings · CPC title

  • on stacked layers · CPC title

  • with stacked layers · CPC title

  • H01F41/043Primary

    by thick film techniques · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US2016293328A1 cover?
A method of manufacturing a multilayer electronic component comprises steps of: preparing first insulating sheets having internal electrode patterns formed thereon; moving one or more of the first insulating sheets having the internal electrode patterns formed thereon onto a lower mold; arranging a second insulating sheet to be disposed between an internal electrode pattern disposed in an upper…
Who is the assignee on this patent?
Samsung Electro Mech
What technology area does this patent fall under?
Primary CPC classification H01F41/02. Mapped technology areas include Electricity.
When was this patent published?
Publication date Thu Oct 06 2016 00:00:00 GMT+0000 (Coordinated Universal Time) (A1). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).