Semiconductor device

US2016233171A1 · US · A1

Patent metadata
FieldValue
Publication numberUS-2016233171-A1
Application numberUS-201514985379-A
CountryUS
Kind codeA1
Filing dateDec 30, 2015
Priority dateFeb 6, 2015
Publication dateAug 11, 2016
Grant date

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

Provided is a semiconductor device including an interconnection structure provided on a cell region of a substrate to include a first line and a second line sequentially stacked on the substrate, and a defect detection structure provided on a peripheral region of the substrate to include first and second defect detection lines provided at the same levels as those of the first and second lines, respectively.

First claim

Opening claim text (preview).

What is claimed is: 1 . A semiconductor device, comprising: a substrate including a cell region and a peripheral region; an interconnection structure on the cell region to include a first line and a second line sequentially stacked on the substrate; and a defect detection structure on the peripheral region to include a first defect detection line and a second defect detection line provided at the same levels as those of the first and second lines, respectively. 2 . The device of claim 1 , wherein the interconnection structure further comprises a first contact plug on the cell region to electrically connect the first and second lines to each other. 3 . The device of claim 2 , wherein the defect detection structure further comprises a second contact plug provided at the same level as that of the first contact plug, on the peripheral region, to electrically connect the first and second defect detection lines to each other. 4 . The device of claim 1 , wherein the interconnection structure further comprises a third line on the cell region and between the first and second lines. 5 . The device of claim 4 , wherein the interconnection structure further comprises a first contact plug electrically connecting the first and third lines to each other and a second contact plug electrically connecting the second and third lines to each other, and the defect detection structure further comprises a third contact plug electrically connecting the first and second defect detection lines to each other. 6 . The device of claim 4 , wherein the defect detection structure further comprises a third defect detection line provided on the peripheral region and positioned at substantially the same level as that of the third line. 7 . The device of claim 6 , wherein the interconnection structure further comprises a first contact plug electrically connecting the first and third lines to each other and a second contact plug electrically connecting the second and third lines to each other, and the defect detection structure further comprises a third contact plug electrically connecting the first and third defect detection lines to each other and a fourth contact plug electrically connecting the second and third defect detection lines to each other. 8 . The device of claim 1 , wherein, when viewed in plan view, the second defect detection line is shaped like an open rectangular ring having end portions separated from each other, and the defect detection structure further comprises detection pads electrically connected to the end portions of the second defect detection line. 9 . The device of claim 8 , wherein the first defect detection line has a shape corresponding to that of the second defect detection line. 10 . The device of claim 8 , wherein the first defect detection line comprises first patterns horizontally separated from each other. 11 . The device of claim 10 , wherein the defect detection structure further comprises a third defect detection line between the first and second defect detection lines, and the third defect detection line comprises second patterns which are horizontally separated from each other and are disposed to cross the first patterns. 12 . The device of claim 11 , wherein the defect detection structure further comprises two first contact plugs, which are connected in common to a corresponding one of the first patterns but are respectively connected to different ones of the second patterns. 13 . The device of claim 11 , wherein the defect detection structure further comprises a plurality of second contact plugs, each electrically connecting a corresponding one of the second patterns to the second defect detection line. 14 . The device of claim 1 , wherein, when viewed in plan view, the second defect detection line comprises patterns horizontally separated from each other to enclose the interconnection structure, and the defect detection structure further comprises detection pads electrically connected to end portions of each of the patterns. 15 . The device of claim 1 , wherein the first and second lines, the first and second defect detection lines, and the first and second contact plugs comprises at least one of polysilicon, tungsten, and copper. 16 . A semiconductor device, comprising: a substrate including a cell region and a peripheral region; an interconnection structure including a first line, a first contact plug, a second line, a second contact plug, and a third line sequentially stacked on the cell region of the substrate; and a defect detection structure including a first defect detection line, a third contact plug, a second defect detection line, a fourth contact plug, and a third defect detection line sequentially stacked on the peripheral region of the substrate, wherein the first defect detection line comprises a plurality of first patterns, the second defect detection line comprises a plurality of second patterns crossing the first patterns, and the third contact plug connects the first and second patterns electrically to each other. 17 . The device of claim 16 , wherein a pair of third contact plugs are provided on each of the first pattern and are electrically and respectively connected to different ones of the second patterns. 18 . The device of claim 16 , wherein the first line is positioned at substantially the same level as that of the first defect detection line. 19 . The device of claim 16 , wherein the second line is positioned at substantially the same level as that of the second defect detection line. 20 . The device of claim 16 , wherein, when viewed in plan view, the second defect detection line is shaped like an open rectangular ring having end portions separated from each other, and the defect detection structure further comprises detection pads electrically connected to the end portions of the second defect detection line.

Assignees

Inventors

Classifications

  • H10P74/277Primary

    Circuits for electrically characterising or monitoring manufacturing processes, e.g. circuits in tested chips or circuits in testing wafers · CPC title

  • Electrical properties, e.g. testing or measuring of resistance, deep levels or capacitance-voltage characteristics · CPC title

  • by filling conductive material into holes, grooves or trenches · CPC title

  • Layouts of interconnections · CPC title

  • Vias, e.g. via plugs · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US2016233171A1 cover?
Provided is a semiconductor device including an interconnection structure provided on a cell region of a substrate to include a first line and a second line sequentially stacked on the substrate, and a defect detection structure provided on a peripheral region of the substrate to include first and second defect detection lines provided at the same levels as those of the first and second lines, …
Who is the assignee on this patent?
Samsung Electronics Co Ltd
What technology area does this patent fall under?
Primary CPC classification H10P74/277. Mapped technology areas include Electricity.
When was this patent published?
Publication date Thu Aug 11 2016 00:00:00 GMT+0000 (Coordinated Universal Time) (A1). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).