Current detection circuit and magnetic detection device provided with same
US-9841440-B2 · Dec 12, 2017 · US
US2016187385A1 · US · A1
| Field | Value |
|---|---|
| Publication number | US-2016187385-A1 |
| Application number | US-201514978519-A |
| Country | US |
| Kind code | A1 |
| Filing date | Dec 22, 2015 |
| Priority date | Dec 26, 2014 |
| Publication date | Jun 30, 2016 |
| Grant date | — |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
In a case in which an input offset voltage of a main amplification circuit deviates from a predetermined range, a retaining operation of retaining an output voltage of a low pass filter in a sample and hold circuit stops, and an output voltage of the low pass filter is directly output to a correction signal supply circuit. As a result, for example, negative feedback control is not temporarily performed due to influence or the like of an excessive input voltage on the main amplification circuit, and in a case in which the input offset voltage of the main amplification circuit deviates from the predetermined range, a response delay due to the retaining operation of the sample and hold circuit does not occur, and the response speed of an offset correction circuit increases.
Opening claim text (preview).
1 . An amplification circuit comprising: a main amplification circuit including a plurality of amplification stages connected in cascade, the main amplification circuit being configured to perform negative feedback from an output thereof to an input thereof; and an offset correction circuit configured to correct an input offset voltage of the main amplification circuit, wherein the offset correction circuit includes: a chopper amplification circuit configured to amplify the input offset voltage; a low pass filter provided in a rear stage of the chopper amplification circuit; a sample and hold circuit configured to retain an output signal of the low pass filter in synchronization with a chopper operation of the chopper amplification circuit, and to output the retained signal to a rear stage thereof; a correction signal supply circuit configured to receive an output signal of the sample and hold circuit and supply a correction signal to an intermediate node of the plurality of amplification stages according to the output signal of the sample and hold circuit; and a control circuit configured to control the sample and hold circuit such that, if the input offset voltage deviates from a predetermined range, the sample and hold circuit stops retaining the output signal of the low pass filter and directly outputs the output signal of the low pass filter to the correction signal supply circuit. 2 . The amplification circuit according to claim 1 , wherein, when the input offset voltage returns within the predetermined range after having been deviated therefrom, the control circuit controls the sample and hold circuit such that the sample and holed circuit restarts retaining the output signal of the low pass filter a predetermined delay time period after the input offset voltage returns within the predetermined range. 3 . The amplification circuit according to claim 2 , wherein the control circuit determines whether or not the input offset voltage is within the predetermined range based on the output signal of the sample and hold signal or an input signal of the sample and hold circuit. 4 . The amplification circuit according to claim 3 , wherein the control circuit detects a rate of temporal change of the output signal or the input signal of the sample and hold circuit, and adjusts the delay time period in accordance with the detected rate of temporal change. 5 . The amplification circuit according to claim 1 , wherein the sample and hold circuit includes: a first capacitor and a second capacitor; a first switch circuit which connects the first capacitor to the output of the low pass filter; a second switch circuit which connects the first capacitor to an input of the correction signal supply circuit; a third switch circuit which connects the second capacitor to the output of the low pass filter; and a fourth switch circuit which connects the second capacitor to the input of the correction signal supply circuit, and wherein, if the input offset voltage is within the predetermined range, the control circuit controls the sample and hold circuits such that the sample and hold circuit alternately switches between a first switching state and a second switching state at each cycle of the chopper operation, the first switch circuit and the fourth switch circuit being turned on and the second switch circuit and the third switch circuit being turned off in the first switching state, and the first switch circuit and the fourth switch circuit being turned off and the second switch circuit and the third switch circuit being turned on in the second switching state. 6 . The amplification circuit according to claim 5 , wherein the control circuit turns on all of the first switch circuit, the second switch circuit, the third switch circuit, and the fourth switch circuit when the sample and hold circuit is controlled to stop retaining the output signal of the low pass filter. 7 . The amplification circuit according to claim 5 , wherein the control circuit controls the sample and hold circuit to switch between the first switching state and the second switching state at an intermediate timing between a first timing at which a signal level in the chopper amplification circuit is switched and a second timing at which the signal level in the chopper amplification circuit is switched again after the first timing. 8 . A current sensor comprising: a magnetic sensor configured to output a detection signal according to a first magnetic field applied from a current to be measured; a coil configured to generate, via a current flowing therethrough, a second magnetic field in a direction in which the first magnetic field applied to the magnetic sensor is cancelled; and a coil drive circuit configured to drive the coil so as to maintain a balance between the first magnetic field and the second magnetic field in accordance with the detection signal, wherein the coil drive circuit includes the amplification circuit according to claim 1 .
Negative-feedback-circuit arrangements with or without positive feedback (H03F1/02 - H03F1/30, H03F1/38 - H03F1/50, H03F3/50 take precedence {; for rejection of common mode signals H03F3/45479}) · CPC title
Measuring current only · CPC title
using a combination of several amplifiers (H03F3/60 takes precedence) · CPC title
in transistor amplifiers · CPC title
involving the measuring of a magnetic field or electric field (G01R15/18, G01R15/20, G01R15/24, G01R15/26 take precedence) · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.