Coated fullerenes, composites and dielectrics made therefrom

US2016163652A1 · US · A1

Patent metadata
FieldValue
Publication numberUS-2016163652-A1
Application numberUS-201615042445-A
CountryUS
Kind codeA1
Filing dateFeb 12, 2016
Priority dateNov 20, 2001
Publication dateJun 9, 2016
Grant date

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

The present invention relates to coated fullerenes comprising a layer of at least one inorganic material covering at least a portion of at least one surface of a fullerene and methods for making. The present invention further relates to composites comprising the coated fullerenes of the present invention and further comprising polymers, ceramics, and/or inorganic oxides. A coated fullerene interconnect device where at least two fullerenes are contacting each other to form a spontaneous interconnect is also disclosed as well as methods of making. In addition, dielectric films comprising the coated fullerenes of the present invention and methods of making are further disclosed.

First claim

Opening claim text (preview).

What is claimed is: 1 . A method of making a coated fullerene interconnect device comprising a layer of at least one inorganic material covering at least a portion of at least one surface of fullerenes wherein: at least two fullerenes are contacting each other to form a spontaneous interconnect; and at least one suitable metal contact is found at the site of at least one spontaneous interconnect, wherein said method comprises: (a) dispersing a fullerene under suitable conditions to provide a dispersed fullerene; (b) depositing at least one inorganic material under suitable conditions onto at least one surface of the dispersed fullerene to provide a coated fullerene; (c) isolating the coated fullerene; (d) removing at least a portion of the layer of inorganic material in a manner suitable for permitting at least two fullerenes to contact each other to provide at least one spontaneous interconnect; (e) optionally, allowing at least two fullerenes of a spontaneous interconnect to separate; (f) optionally, allowing at least two fullerenes to contact each other to provide at least one new spontaneous interconnect; and (g) depositing a suitable metal contact at the site of at least one spontaneous interconnect and/or one new spontaneous interconnect. 2 . The method according to claim 1 , wherein the fullerenes are selected from the group consisting of C 60 , C 72 , C 84 , C 96 , C 108 , C 120 , single-walled carbon nanotubes (SWNT), multi-walled carbon nanotubes (MWNT), and combinations thereof. 3 . The method according to claim 2 , wherein the fullerenes are single-walled carbon nanotubes (SWNT). 4 . The method according to claim 1 , wherein the at least one inorganic material comprises an inorganic oxide. 5 . The method according to claim 4 , wherein the inorganic oxide is an oxide of silicon. 6 . The method according to claim 1 , wherein the fullerene is dispersed by a technique of chemical functionalization or surfactant addition. 7 . The method according to claim 1 , wherein removing the at least a portion of the layer of inorganic material comprises treatment with a suitable etchant. 8 . The method according to claim 1 , wherein removing the at least a portion of the layer of inorganic material is effective in removing all of the inorganic material. 9 . The method according to claim 1 , wherein removing the at least a portion of the layer of inorganic material in a suitable manner comprises selectively removing inorganic material from the ends of the fullerenes. 10 . The method according to claim 1 , wherein removing the at least a portion of the layer of inorganic material in a suitable manner comprises selectively removing inorganic material from the central portion of the fullerenes. 11 . The method according to claim 1 , wherein separating the at least one spontaneous interconnect comprises treatment with a suitable surfactant. 12 . The method according to claim 1 , wherein the method further comprises testing the coated fullerene interconnect devices for suitability as electronic devices. 13 . A coated fullerene interconnect device made according to the method of claim 1 . 14 . A coated fullerene interconnect device comprising: a layer of at least one inorganic material covering at least a portion of at least one surface of fullerenes, wherein at least two fullerenes are contacting each other to form a spontaneous interconnect; and at least one suitable metal contact is found at the site of at least one spontaneous interconnect. 15 . The coated fullerene interconnect device according to claim 14 , wherein the device performs some electronic switching function. 16 . The coated fullerene interconnect device according to claim 14 , wherein the device performs some electronic memory function. 17 . The coated fullerene interconnect device according to claim 14 , wherein the device performs some electronic sensory function. 18 . A method of depositing a dielectric onto a silicon computer chip comprising a coated fullerene comprising: a layer of at least one inorganic material covering at least a portion of at least one surface of a fullerene onto a computer chip, wherein the method comprises contacting a solution comprising coated fullerene with at least one region of a computer chip in a manner effective for depositing a dielectric layer to said region. 19 . The method according to claim 18 , wherein contacting a solution comprising coated fullerene with at least one region of a computer chip in an effective manner takes place at a temperature no greater than 50° C. 20 . The method according to claim 18 , wherein the dielectric layer is uniform in thickness. 21 . The method according to claim 18 , wherein contacting a solution comprising coated fullerene with at least one region of a computer chip in an effective manner comprises effecting control over the void volume.

Assignees

Inventors

Classifications

  • Carbon or carbon-containing materials, e.g. graphene · CPC title

  • of conductive parts of the interconnections · CPC title

  • Treatment with inorganic compounds · CPC title

  • Self-sustaining carbon mass or layer with impregnant or other layer · CPC title

  • Silica or silicates · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US2016163652A1 cover?
The present invention relates to coated fullerenes comprising a layer of at least one inorganic material covering at least a portion of at least one surface of a fullerene and methods for making. The present invention further relates to composites comprising the coated fullerenes of the present invention and further comprising polymers, ceramics, and/or inorganic oxides. A coated fullerene inte…
Who is the assignee on this patent?
Barron Andrew R, Flood Dennis J, Whitsitt Elizabeth, and 2 more
What technology area does this patent fall under?
Primary CPC classification C09C1/44. Mapped technology areas include Chemistry & Metallurgy.
When was this patent published?
Publication date Thu Jun 09 2016 00:00:00 GMT+0000 (Coordinated Universal Time) (A1). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).