Multi-layer packaging scheme for implant electronics

US2016133540A1 · US · A1

Patent metadata
FieldValue
Publication numberUS-2016133540-A1
Application numberUS-201514981432-A
CountryUS
Kind codeA1
Filing dateDec 28, 2015
Priority dateSep 17, 2013
Publication dateMay 12, 2016
Grant date

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

The present invention provides a micropackaged device comprising: a substrate for securing a device with a corrosion barrier affixed to the substrate, wherein the corrosion barrier comprises a first thin-film layer, a metal film coating the thin-film layer and a second thin-film layer to provide a sandwich layer; and optionally at least one feedthrough disposed in the substrate to permit at least one input and or at least one output line into the micropackaged device, wherein the micropackaged device is encapsulated by the corrosion barrier. Methods of producing the micropackaged device are also disclosed.

First claim

Opening claim text (preview).

1 . A method for preparing a micropackaged device, said method comprising: providing a substrate for securing the device; coating the device with a first thin-film layer to provide a first thin-film layer over the device; depositing a surrounding metal film over the first thin-film layer to produce a metal coat; and coating the metal coat layer with a second thin-film layer to provide an encapsulated micropackaged device. 2 . The method of claim 1 , wherein said device is a member selected from the group consisting of an integrated circuit (IC) chip, a printed circuit board (PCB), a microelectromechanical system (MEMS), a capacitor, an inductor, an oscillator, and a combination thereof 3 . The method of claim 1 , wherein the first thin-film layer is made of a material selected from the group consisting of parylene, polyimide, Teflon and Kapton. 4 . The method of claim 1 , wherein the second thin-film layer is made of a material selected from the group consisting of parylene, polyimide, Teflon and Kapton. 5 . The method of claim 3 , wherein the first thin-film layer is parylene. 6 . The method of claim 4 , wherein the second thin-film layer is parylene. 7 . The method of claim 1 , wherein the metal film is a biocompatible metal. 8 . The method of claim 7 , wherein the metal film is a member selected from the group consisting of Au, Ag, Pt, Pd, Ti and an alloy. 9 . The method of claim 1 , wherein depositing a surrounding metal film over the first thin-film layer to produce a metal coat is accomplished in a plurality of stages. 10 . The method of claim 9 , wherein in a first stage, the device is held at about 45° to the metal deposition source to complete encapsulation of one side of the device. 11 . The method of claim 9 , wherein in a second stage, the device is flipped 180 ° and held at about 45° to the metal deposition source to complete encapsulation of the other side of the device. 12 . The method of claim 9 , wherein depositing a surrounding metal film surrounding the device is performed with a holder in constant motion. 13 . The method of claim 1 , wherein the first thin-film layer, the metal film coating and the second thin-film layer is a sandwich layer. 14 . The method of claim 13 , wherein said sandwich layer is a parylene-metal film-parylene. 15 . The method of claim 13 , wherein said sandwich is a corrosion barrier. 16 . The method of claim 1 , wherein said substrate comprises at least one feedthrough disposed therein to permit at least one input and or at least one output line into said micropackaged device. 17 . The micropackaged device produced by the method of claim 1 . 18 . An encapsulated micropackaged device, said micropackaged device comprising: a substrate for securing a device; a corrosion barrier affixed to said substrate, wherein said corrosion barrier comprises a first thin-film layer, a metal film coating said first thin-film layer and a second thin-film layer to provide a sandwich layer; and optionally at least one feedthrough disposed in said substrate to permit at least one input and or at least one output line into said micropackaged device, wherein said micropackaged device is encapsulated by said corrosion barrier. 19 . The encapsulated micropackaged device of claim 18 , wherein said device is a member selected from the group consisting of an integrated circuit (IC) chip, a printed circuit board (PCB), a microelectromechanical system (MEMS), a capacitor, an inductor, an oscillator, and a combination thereof. 20 . The encapsulated micropackaged device of claim 18 , wherein said corrosion barrier is made from a low-permeation material. 21 - 40 . (canceled)

Assignees

Inventors

Classifications

  • Arrangements for protection of devices (arrangements for thermal protection H10W40/00) · CPC title

  • Manufacture or treatment · CPC title

  • H10W74/121Primary

    by multiple encapsulations, e.g. by a thin protective coating and a thick encapsulation · CPC title

  • of the eye · CPC title

  • Manufacture or treatment of devices or systems in or on a substrate (B81C3/00 takes precedence) · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US2016133540A1 cover?
The present invention provides a micropackaged device comprising: a substrate for securing a device with a corrosion barrier affixed to the substrate, wherein the corrosion barrier comprises a first thin-film layer, a metal film coating the thin-film layer and a second thin-film layer to provide a sandwich layer; and optionally at least one feedthrough disposed in the substrate to permit at lea…
Who is the assignee on this patent?
California Inst Of Techn
What technology area does this patent fall under?
Primary CPC classification H10W74/121. Mapped technology areas include Electricity.
When was this patent published?
Publication date Thu May 12 2016 00:00:00 GMT+0000 (Coordinated Universal Time) (A1). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).