Display device and electronic equipment
US-9508780-B2 · Nov 29, 2016 · US
US2016133185A1 · US · A1
| Field | Value |
|---|---|
| Publication number | US-2016133185-A1 |
| Application number | US-201514937460-A |
| Country | US |
| Kind code | A1 |
| Filing date | Nov 10, 2015 |
| Priority date | Nov 10, 2014 |
| Publication date | May 12, 2016 |
| Grant date | — |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
An organic light emitting display device according to an embodiment includes a display panel including n (n is a natural number) number of horizontal lines, an ith (i is a natural number satisfying a condition of 1<i<n−2) scan signal generating unit and an ith emission control signal generating unit. The ith scan signal generating unit generates an ith scan signal and provides the generated ith scan signal to an ith horizontal line and an (i+2)th horizontal line. The ith emission control signal generating unit generates an ith emission control signal to be provided to the ith horizontal line.
Opening claim text (preview).
What is claimed is: 1 . An organic light emitting display device comprising: a display panel including n number of horizontal lines in which organic light emitting diode (OLED) pixels are arranged, wherein n is a natural number; an ith scan signal generating unit configured to generate a scan signal for scanning an ith horizontal line, and provide the ith scan signal to the ith horizontal line and an (i+2)th horizontal line, wherein i is a natural number satisfying a condition of 1≦i≦n−2; and an ith emission control signal generating unit configured to generate an ith emission control signal to be provided to the ith horizontal line, wherein the ith scan signal generating unit outputs the ith scan signal within a scan period of the ith horizontal line from an (i−2)th horizontal line, and wherein the ith emission control signal generating unit is synchronized with the ith scan signal within the scan period of a (i−1)th horizontal line and synchronized with the ith scan signal during a partial section within the scan period of the ith horizontal line. 2 . The organic light emitting display device of claim 1 , wherein the ith emission control signal generating unit comprises: a pull-up transistor configured to output a high potential voltage to an emission control signal output terminal when a Q node is charged; a pull-down transistor configured to discharge a potential of the emission control signal output terminal to a low potential voltage when a QB node is charged; a first low potential trigger transistor configured to charge the QB node at an initialization stage of the (i−2)th horizontal line; a second low potential trigger transistor configured to charge the QB node during a second sampling stage of the (i−1)th horizontal line; and a third low potential trigger transistor configured to charge the QB node during a data write stage of the first horizontal line. 3 . The organic light emitting display device of claim 2 , wherein a first electrode of the first low potential trigger transistor is connected to an output terminal of a (i−2)th scan signal generating unit, a second electrode thereof is connected to the QB node, and a gate electrode thereof is connected to an emission clock input terminal outputting a high level signal at an initialization stage of the (i−2)th horizontal line. 4 . The organic light emitting display device of claim 2 , wherein a gate electrode of the second low potential trigger transistor is connected to an output terminal of an (i−1)th scan signal generating unit, a first electrode thereof is connected to an emission reset input terminal outputting a high level signal during a second sampling stage of the (i−1)th horizontal line, and a second electrode thereof is connected to the QB node. 5 . The organic light emitting display device of claim 4 , wherein a gate electrode of the third low potential trigger transistor is connected to an output terminal of a (i−2)th scan signal generating unit, a first electrode thereof is connected to the emission reset input terminal, and a second electrode is connected to the QB node. 6 . The organic light emitting display device of claim 1 , wherein each of the pixels arranged in the ith horizontal line comprises: a driving transistor configured to control a driving current provided to the OLED; a first transistor configured to receive the emission control signal through the gate electrode, and having first and second electrodes connected to a high potential voltage source and a drain electrode of the driving transistor, respectively; a second transistor configured to receive an (i−2)th scan signal through the gate electrode, and having first and second electrodes connected to an initialization line and a source electrode of the driving transistor, respectively; and a third transistor configured to receive an ith scan signal through the gate electrode, and having first and second electrodes connected to a data line and a gate electrode of the driving transistor, respectively.
Compensation of drifts in the characteristics of light emitting or modulating elements · CPC title
Details of a shift registers arranged for use in a driving circuit · CPC title
The addressing of the pixel, in a display other than an active matrix LCD, involving the control of two or more scan electrodes or two or more data electrodes, e.g. pixel voltage dependent on signals of two data electrodes · CPC title
with additional control of the display period without amending the charge stored in a pixel memory, e.g. by means of additional select electrodes · CPC title
forming a memory circuit, e.g. a dynamic memory with one capacitor · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.