Method of improving getter efficiency by increasing superficial area

US2016101976A1 · US · A1

Patent metadata
FieldValue
Publication numberUS-2016101976-A1
Application numberUS-201514967663-A
CountryUS
Kind codeA1
Filing dateDec 14, 2015
Priority dateOct 15, 2013
Publication dateApr 14, 2016
Grant date

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

In some embodiments, the present disclosure relates to a MEMs (micro-electromechanical system) package device having a getter layer. The MEMs package includes a first substrate having a cavity located within an upper surface of the first substrate. The cavity has roughened interior surfaces. A getter layer is arranged onto the roughened interior surfaces of the cavity. A bonding layer is arranged on the upper surface of the first substrate on opposing sides of the cavity, and a second substrate bonded to the first substrate by the bonding layer. The second substrate is arranged over the cavity. The roughened interior surfaces of the cavity enables more effective absorption of residual gases, thereby increasing the efficiency of a gettering process.

First claim

Opening claim text (preview).

What is claimed is: 1 . A MEMs (microelectromechanical system) package, comprising: a first substrate having a cavity located within an upper surface of the first substrate, wherein the cavity has roughened interior surfaces; a getter layer arranged onto the roughened interior surfaces of the cavity; a bonding layer arranged on the upper surface of the first substrate on opposing sides of the cavity; and a second substrate bonded to the first substrate by the bonding layer, wherein the second substrate is arranged over the cavity. 2 . The MEMs package of claim 1 , further comprising: a layer of corrugated material arranged onto substantially smooth interior surfaces of the substrate lining the cavity, wherein the layer of corrugated material has an uneven thickness that forms the roughened interior surfaces of the cavity. 3 . The MEMs package of claim 1 , wherein the getter layer covers roughened interior surfaces of the first substrate. 4 . The MEMs package of claim 3 , wherein the getter layer comprises a metal arranged over the roughened interior surfaces of the first substrate. 5 . The MEMs package of claim 1 , wherein the second substrate comprises one or more MEMs (microelectromechanical system) devices that are in contact with the cavity. 6 . The MEMs package of claim 1 , wherein the getter layer comprises a metal. 7 . The MEMs package of claim 1 , wherein the bonding layer has a sidewall that is exposed to the cavity. 8 . The MEMs package of claim 1 , wherein the bonding layer has a sidewall that is laterally set back from a sidewall of the getter layer. 9 . The MEMs package of claim 1 , wherein the second substrate is separated from the getter layer by a space. 10 . The MEMs package of claim 1 , wherein the getter layer has a first side facing the roughened interior surfaces and a second side facing away from the roughened interior surfaces and having a roughness that is smaller than a roughness of the roughened interior surfaces. 11 . A MEMs (microelectromechanical system) package, comprising: a substrate comprising a cavity located within an upper surface of the substrate, wherein the substrate has substantially smooth interior surfaces lining the cavity; a layer of corrugated material arranged onto the substantially smooth interior surfaces of the cavity, wherein the layer of corrugated material forms roughened interior surfaces within the cavity; and a getter layer arranged onto the roughened interior surfaces within the cavity. 12 . The MEMs package of claim 11 , further comprising: a bonding layer arranged on the upper surface of the substrate on opposing sides of the cavity; and a second substrate bonded to the substrate by the bonding layer, wherein the second substrate is arranged over the cavity. 13 . The MEMs package of claim 12 , wherein the bonding layer comprises a metal. 14 . The MEMs package of claim 12 , further comprising: a device substrate bonded to the substrate by way of the bonding layer and comprising one or more MEMs (microelectromechanical system) devices contacting the cavity. 15 . The MEMs package of claim 11 , wherein the layer of corrugated material comprises a layer of HSG (hemispherical grained silicon) deposited by way of a chemical vapor deposition process. 16 . The MEMs package of claim 11 , wherein the layer of corrugated material comprises a spin-on-glass. 17 . A semiconductor device, comprising: a semiconductor substrate comprising a cavity located within an upper surface of the semiconductor substrate, wherein the semiconductor substrate has roughened interior surfaces lining the cavity; a getter layer covering the roughened interior surfaces of the semiconductor substrate; and wherein the getter layer comprises a material that is different than the semiconductor substrate and that contacts the roughened interior surfaces of the semiconductor substrate along a non-planar interface. 18 . The semiconductor device of claim 17 , wherein the getter layer comprises a metal arranged over the roughened interior surfaces of the semiconductor substrate. 19 . The semiconductor device of claim 17 , further comprising: a bonding layer arranged on the upper surface of the semiconductor substrate on opposing sides of the cavity; and a second semiconductor substrate bonded to the semiconductor substrate by the bonding layer, wherein the second semiconductor substrate is arranged over the cavity. 20 . The semiconductor device of claim 19 , further comprising: a device substrate bonded to the semiconductor substrate by way of the bonding layer and comprising one or more MEMs (microelectromechanical system) devices contacting the cavity.

Assignees

Inventors

Classifications

  • using cavities formed by hydrogen or noble gas ion implantation · CPC title

  • Fillings including materials for absorbing or reacting with moisture or other undesired substances · CPC title

  • Bonding a wafer on the substrate, i.e. where the cap consists of another wafer · CPC title

  • Gyroscopes · CPC title

  • using materials for controlling the level of pressure, contaminants or moisture inside of the package, e.g. getters · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US2016101976A1 cover?
In some embodiments, the present disclosure relates to a MEMs (micro-electromechanical system) package device having a getter layer. The MEMs package includes a first substrate having a cavity located within an upper surface of the first substrate. The cavity has roughened interior surfaces. A getter layer is arranged onto the roughened interior surfaces of the cavity. A bonding layer is arrang…
Who is the assignee on this patent?
Taiwan Semiconductor Mfg Co Ltd
What technology area does this patent fall under?
Primary CPC classification B81C1/00285. Mapped technology areas include Operations & Transport.
When was this patent published?
Publication date Thu Apr 14 2016 00:00:00 GMT+0000 (Coordinated Universal Time) (A1). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).