Integrated circuit comprising a voltage regulator and corresponding regulation method

US12580468B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-12580468-B2
Application numberUS-202318490289-A
CountryUS
Kind codeB2
Filing dateOct 19, 2023
Priority dateOct 21, 2022
Publication dateMar 17, 2026
Grant dateMar 17, 2026

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A voltage regulator includes a pre-regulation circuit and a low drop-out voltage regulator. The pre-regulation circuit is configured to generate a first power supply voltage based on an input voltage. The low drop-out voltage regulator is configured to generate a second power supply voltage based on the first power supply voltage. Additionally, the low drop-out voltage regulator is configured to filter a low-frequency component of the first power supply voltage.

First claim

Opening claim text (preview).

What is claimed is: 1 . A voltage regulator, comprising: a pre-regulation circuit comprising a switched-mode power supply, the pre-regulation circuit configured to generate a first power supply voltage based on an input voltage; and a low drop-out voltage regulator comprising a transistor, the low drop-out voltage regulator configured to: generate, by the transistor, a second power supply voltage based on the first power supply voltage and a control voltage, the control voltage regulating the second power supply voltage to a reference level, and filter a low-frequency component of the first power supply voltage, wherein the pre-regulation circuit generates the first power supply voltage to a first level that exceeds a saturation voltage of the transistor. 2 . The voltage regulator according to claim 1 , further comprising a low-pass filter circuit configured to filter a high-frequency component of the first power supply voltage. 3 . The voltage regulator according to claim 2 , wherein the switched-mode power supply comprises at least one switch configured to operate at a forced switching frequency, the low-pass filter circuit being configured to have a cut-off frequency lower than the forced switching frequency. 4 . The voltage regulator according to claim 3 , wherein the cut-off frequency is lower than the forced switching frequency by a factor of at least 100. 5 . The voltage regulator according to claim 1 , wherein the pre-regulation circuit is configured to generate the first power supply voltage at a second level, based on the reference level, to operate the transistor in a linear region. 6 . The voltage regulator according to claim 1 , wherein the switched-mode power supply includes a negative feedback loop configured to regulate the first power supply voltage by generating a negative feedback signal, an offset generator circuit configured to lower a voltage of the negative feedback signal by an offset from the reference level and an additional margin, the switched-mode power supply configured to regulate the first power supply voltage to the reference level and the additional margin. 7 . An integrated circuit, comprising: a voltage regulator, the voltage regulator including: a pre-regulation circuit comprising a switched-mode power supply, the pre-regulation circuit configured to receive an input voltage and to generate a first power supply voltage based on the input voltage; and a low drop-out voltage regulator comprising a transistor, the low drop-out voltage regulator configured to generate a second power supply voltage by filtering a low-frequency component of the first power supply voltage, the second power supply voltage generated based on the first power supply voltage and a control voltage, the control voltage regulating the second power supply voltage to a reference voltage, wherein the pre-regulation circuit generates the first power supply voltage to a first level that exceeds a saturation voltage of the transistor. 8 . The integrated circuit according to claim 7 , further comprising a low-pass filter coupled between the pre-regulation circuit and the low drop-out voltage regulator, the low-pass filter configured to generate a filtered voltage by filtering a high-frequency component of the first power supply voltage. 9 . The integrated circuit according to claim 8 , wherein the transistor includes a control terminal, a first terminal, and a second terminal, the control terminal configured to receive the control voltage, the first terminal configured to receive the filtered voltage, and the second terminal configured to output the second power supply voltage based on the control voltage. 10 . The integrated circuit according to claim 9 , wherein the low drop-out voltage regulator comprises an operational amplifier having an inverting input coupled to the second terminal of the transistor, a non-inverting input coupled to the reference voltage, and an output coupled to the control terminal of the transistor, the operational amplifier configured to output the control voltage. 11 . The integrated circuit according to claim 10 , wherein the pre-regulation circuit is configured to generate the first power supply voltage based on the reference voltage. 12 . The integrated circuit according to claim 8 , wherein the switched-mode power supply comprises a switch configured to operate at a forced switching frequency, the low-pass filter configured to have a cut-off frequency lower than the forced switching frequency. 13 . The integrated circuit according to claim 7 , wherein generating the first power supply voltage comprises generating the first power supply voltage, based on the reference voltage, to a second level that operates the transistor in a linear region. 14 . The integrated circuit according to claim 7 , wherein the switched-mode power supply includes a negative feedback loop configured to regulate the first power supply voltage by generating a negative feedback signal, an offset generator circuit configured to lower a voltage of the negative feedback signal by an offset from the reference voltage and an additional margin, the switched-mode power supply configured to regulate the first power supply voltage to the reference voltage and the additional margin. 15 . A method, comprising: generating, by a pre-regulation circuit, a first power supply voltage based on an input voltage received from a voltage source; generating, by a low drop-out regulator, a second power supply voltage, based on the first power supply voltage, by filtering a low-frequency component of the first power supply voltage; and generating a control voltage by the low drop-out regulator, wherein generating the second power supply voltage includes controlling a transistor of the low drop-out regulator, based on the control voltage, to regulate the second power supply voltage to a reference level, wherein generating the first power supply voltage includes generating the first power supply voltage by a switched-mode power supply at a first level greater than the reference level to exceed a saturation voltage of the transistor. 16 . The method according to claim 15 , wherein generating the second power supply voltage includes filtering a high-frequency component of the first power supply voltage. 17 . The method according to claim 15 , wherein generating the first power supply voltage includes generating the first power supply voltage, based on the reference level, to a second level that operates the transistor in a linear region. 18 . The method according to claim 15 , comprising: generating a negative feedback signal by a negative feedback loop of the switched-mode power supply; and regulating the first power supply voltage to the reference level and an additional margin by reducing a level of a voltage of the negative feedback signal by an offset from the reference level and the additional margin. 19 . The method according to claim 15 , wherein generating the first power supply voltage includes: operating the switched-mode power supply in switching mode at a forced switching frequency; and filtering a high-frequency component of the first power supply voltage at a cut-off frequency lower than the forced switching frequency. 20 . The method according to claim 19 , wherein the cut-off frequency is lower than the forced switching frequency by a factor of at least 100.

Assignees

Inventors

Classifications

  • H02M3/156Primary

    with automatic control of output voltage or current, e.g. switching regulators · CPC title

  • Circuits specially adapted for the generation of control voltages for semiconductor devices incorporated in static converters · CPC title

  • Converters combining the concepts of switch-mode regulation and linear regulation, e.g. linear pre-regulator to switching converter, linear and switching converter in parallel, same converter or same transistor operating either in linear or switching mode · CPC title

  • Arrangements for modifying reference values, feedback values or error values in the control loop of a converter · CPC title

  • H02M1/0003Primary

    Details of control, feedback or regulation circuits · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US12580468B2 cover?
A voltage regulator includes a pre-regulation circuit and a low drop-out voltage regulator. The pre-regulation circuit is configured to generate a first power supply voltage based on an input voltage. The low drop-out voltage regulator is configured to generate a second power supply voltage based on the first power supply voltage. Additionally, the low drop-out voltage regulator is configured t…
Who is the assignee on this patent?
Stmicroelectronics Grand Ouest Sas
What technology area does this patent fall under?
Primary CPC classification H02M3/156. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Mar 17 2026 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 3 related publications on this page (citations in our corpus or others sharing the same primary CPC).