CMOS ultrasonic transducers and related apparatus and methods

US12569880B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-12569880-B2
Application numberUS-202318523949-A
CountryUS
Kind codeB2
Filing dateNov 30, 2023
Priority dateFeb 5, 2013
Publication dateMar 10, 2026
Grant dateMar 10, 2026

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

CMOS Ultrasonic Transducers and processes for making such devices are described. The processes may include forming cavities on a first wafer and bonding the first wafer to a second wafer. The second wafer may be processed to form a membrane for the cavities. Electrical access to the cavities may be provided.

First claim

Opening claim text (preview).

What is claimed is: 1 . A method for forming a complementary metal oxide semiconductor ultrasonic transducer, the method comprising: removing a portion of a first layer disposed over a first wafer including an electrode structure and a conductive pillar, wherein the removal of the portion of the first layer exposes a surface of the conductive pillar; depositing a second layer over the first layer and the exposed surface of the conductive pillar; forming a cavity in the second layer over the electrode structure, the cavity having a sidewall formed from the second layer; and bonding a second wafer to the second layer to form a membrane over the cavity, wherein the second wafer and the second layer are doped with the same dopant. 2 . The method according to claim 1 , wherein the first layer is formed from an insulating material. 3 . The method according to claim 1 , wherein the second layer is formed from at least one of silicon, amorphous silicon, or polysilicon. 4 . The method according to claim 1 , wherein at least a portion of the second wafer is formed from at least one of silicon, amorphous silicon, or polysilicon. 5 . The method according to claim 1 , wherein the same dopant is at least one of nitrogen or phosphorus. 6 . The method according to claim 1 , wherein removing the portion of the first layer includes etching. 7 . The method according to claim 1 , wherein the second wafer includes a plurality of layers. 8 . The method according to claim 7 , wherein at least one layer of the plurality of layers of the second wafer and the second layer are doped with the same dopant. 9 . The method according to claim 1 , wherein the first wafer further includes processing circuitry configured to: actuate the membrane to transmit an ultrasound wave; and detect a received ultrasound wave based on vibration of the membrane. 10 . A complementary metal oxide semiconductor (CMOS) ultrasonic transducer, comprising: a first wafer including an electrode structure and a conductive pillar; a first layer disposed over the first wafer such that a surface of the conductive pillar is exposed through the first layer; a second layer disposed over the first layer and an exposed surface of the conductive pillar, the second layer having a cavity disposed over the electrode structure, the cavity having a sidewall formed from the second layer; and a second wafer bonded to the second layer forming a membrane over the cavity, wherein the second wafer and the second layer are doped with the same dopant. 11 . The CMOS ultrasonic transducer according to claim 10 , wherein the first layer is formed from an insulating material. 12 . The CMOS ultrasonic transducer according to claim 10 , wherein the second layer is formed from at least one of silicon, amorphous silicon, or polysilicon. 13 . The CMOS ultrasonic transducer according to claim 10 , wherein at least a portion of the second wafer is formed from at least one of silicon, amorphous silicon, or polysilicon. 14 . The CMOS ultrasonic transducer according to claim 10 , wherein the same dopant is at least one of nitrogen or phosphorus. 15 . The CMOS ultrasonic transducer according to claim 10 , wherein the second wafer includes a plurality of layers. 16 . The CMOS ultrasonic transducer according to claim 15 , wherein at least one layer of the plurality of layers of the second wafer and the second layer are doped with the same dopant. 17 . The CMOS ultrasonic transducer according to claim 10 , wherein the first wafer further includes processing circuitry configured to: actuate the membrane to transmit an ultrasound wave; and detect a received ultrasound wave based on vibration of the membrane.

Assignees

Inventors

Classifications

  • Other packages not provided for in groups B81B7/0035 - B81B7/0074 · CPC title

  • electrically operated · CPC title

  • Stacking the electronic processing unit and the micromechanical structure · CPC title

  • Post-CMOS, i.e. forming the micromechanical structure after the CMOS circuit · CPC title

  • Bonding a wafer on the substrate, i.e. where the cap consists of another wafer · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US12569880B2 cover?
CMOS Ultrasonic Transducers and processes for making such devices are described. The processes may include forming cavities on a first wafer and bonding the first wafer to a second wafer. The second wafer may be processed to form a membrane for the cavities. Electrical access to the cavities may be provided.
Who is the assignee on this patent?
Bfly Operations Inc
What technology area does this patent fall under?
Primary CPC classification B06B1/0292. Mapped technology areas include Operations & Transport.
When was this patent published?
Publication date Tue Mar 10 2026 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 12 related publications on this page (citations in our corpus or others sharing the same primary CPC).