Method of training semiconductor process image generator

US12561958B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-12561958-B2
Application numberUS-202217820911-A
CountryUS
Kind codeB2
Filing dateAug 19, 2022
Priority dateDec 6, 2021
Publication dateFeb 24, 2026
Grant dateFeb 24, 2026

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A method of training a semiconductor process image generator includes training the semiconductor process image generator with a plurality of mask images including a first group and a second group, training the semiconductor process image generator with the second group and a first transformed group obtained by applying a transformation to the first group, and training the semiconductor process image generator with the first group and a second transformed group obtained by applying a transformation to the second group.

First claim

Opening claim text (preview).

What is claimed is: 1 . A method of training a semiconductor process image generator, the method comprising: training the semiconductor process image generator with a plurality of mask images including a first group and a second group, during a first time period; training the semiconductor process image generator with the second group and a first transformed group obtained by applying a transformation to the first group, during a second time period that is different from the first time period; and training the semiconductor process image generator with the first group and a second transformed group obtained by applying a transformation to the second group, during a third time period that is different from the first time period and the second time period. 2 . The method of claim 1 , wherein the transformation includes one of a rotation transformation, a symmetry transformation, and a combination of the rotation transformation and the symmetry transformation. 3 . The method of claim 1 , wherein the training of the semiconductor process image generator with the plurality of mask images is repeated n1 times, the training of the semiconductor process image generator with the first transformed group and the second group is repeated n2 times, and n2 is less than or equal to n1. 4 . The method of claim 3 , wherein the training of the semiconductor process image generator with the second transformed group and the first group is repeated n3 times, and n3 is less than or equal to n1. 5 . The method of claim 1 , wherein the training of the semiconductor process image generator with the plurality of mask images is repeated until a loss function of the semiconductor process image generator is less than or equal to a first value, the training of the semiconductor process image generator with the first transformed group and the second group is repeated until the loss function of the semiconductor process image generator is less than or equal to a second value, and the second value is less than or equal to the first value. 6 . The method of claim 5 , wherein the training of the semiconductor process image generator with the second transformed group and the first group is repeated until the loss function of the semiconductor process image generator is less than or equal to a third value, and the third value is less than or equal to the first value. 7 . The method of claim 1 , wherein the semiconductor process image generator comprises a plurality of convolution layers. 8 . A method of training a semiconductor process image generator, the method comprising: training the semiconductor process image generator with a first mask image and a second mast image, during a first time period; transforming the first mask image to obtain a third mask image; training the semiconductor process image generator with the second mask image and the third mask image, during a second time period following the first time period; transforming the second mask image to obtain a fourth mask image; and training the semiconductor process image generator with the first mask image and the fourth mask image, during a third time period following the second time period. 9 . The method of claim 8 , wherein the first mask image is transformed by a rotation transformation. 10 . The method of claim 8 , wherein the first mask image is transformed by a symmetry transformation. 11 . The method of claim 8 , wherein the first mask image is transformed by a 90 degree rotation transformation. 12 . The method of claim 8 , wherein the first mask image is transformed by a 180 degree rotation transformation. 13 . The method of claim 8 , further comprising repeating the training the semiconductor process image generator with the first mask image and the second mast image, during a fourth time period that is different from the first time period, the second time period and the third time period. 14 . A method of training a semiconductor process image generator, the method comprising: training the semiconductor process image generator with a first group and a second group, during a first time period, the first group including a first mask image and a second mask image, the second group including a third mask image and a fourth mask image; transforming the first mask image to obtain a first transformed mask image, and transforming the second mask image to obtain a second transformed mask image; training the semiconductor process image generator with the third mask image, the fourth mask image, the first transformed mask image and the second transformed mask image, during a second time period that is different from the first time period; transforming the third mask image to obtain a third transformed mask image, and transforming the fourth mask image to obtain a fourth transformed mask image; and training the semiconductor process image generator with the first mask image, the second mask image, the third transformed mask image and the fourth transformed mask image, during a third time period that is different from the first time period and the second time period. 15 . The method of claim 14 , wherein the first mask image and the second mask image are transformed by a rotation transformation. 16 . The method of claim 14 , wherein the first mask image and the second mask image are transformed by a symmetry transformation. 17 . The method of claim 14 , wherein the first mask image and the second mask image are transformed by a 90 degree rotation transformation. 18 . The method of claim 14 , wherein the first mask image and the second mask image are transformed by a 180 degree rotation transformation. 19 . The method of claim 14 , further comprising repeating the training the semiconductor process image generator with the first group and the second group, during a fourth time period that is different from the first time period, the second time period and the third time period. 20 . The method of claim 14 , further comprising randomly selecting the first mask image and the second mask image among a plurality of mask images to form the first group.

Assignees

Inventors

Classifications

  • Rotation of whole images or parts thereof · CPC title

  • G06V10/774Primary

    Generating sets of training patterns; Bootstrap methods, e.g. bagging or boosting · CPC title

  • G06V10/776Primary

    Validation; Performance evaluation · CPC title

  • by image rotation, e.g. by 90 degrees · CPC title

  • Modelling or simulating from physical phenomena up to complete wafer processes or whole workflow in wafer productions · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US12561958B2 cover?
A method of training a semiconductor process image generator includes training the semiconductor process image generator with a plurality of mask images including a first group and a second group, training the semiconductor process image generator with the second group and a first transformed group obtained by applying a transformation to the first group, and training the semiconductor process …
Who is the assignee on this patent?
Samsung Electronics Co Ltd
What technology area does this patent fall under?
Primary CPC classification G06V10/774. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Feb 24 2026 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 12 related publications on this page (citations in our corpus or others sharing the same primary CPC).