Chip resistor and method for producing same

US12537119B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-12537119-B2
Application numberUS-202118247704-A
CountryUS
Kind codeB2
Filing dateOct 4, 2021
Priority dateOct 6, 2020
Publication dateJan 27, 2026
Grant dateJan 27, 2026

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A chip resistor includes an insulating substrate, a resistance element, and an electrode. The resistance element includes Cr, Si, and N and is disposed on the insulating substrate. The electrode includes at least one refractory metal and is disposed on the resistance element. An atomic ratio of Si to Cr in the resistance element is greater than or equal to ⅔ and less than or equal to 4 at least at a center of the resistance element in a thickness direction defined with respect to the resistance element. An atom percentage of N in the resistance element is lower than or equal to 50 atom % at least at the center of the resistance element in the thickness direction.

First claim

Opening claim text (preview).

The invention claimed is: 1 . A chip resistor comprising: an insulating substrate; a resistance element including Cr, Si, and N and disposed on the insulating substrate; an electrode including at least one refractory metal and disposed on the resistance element, the at least one refractory metal being a metal having a melting point of 800° C. or higher; and a surface oxynitride layer made of an oxynitride film including Si, Cr and Al, wherein: an atomic ratio of Si to Cr in the resistance element is greater than or equal to ⅔ and less than or equal to 4 at least at a center of the resistance element in a thickness direction defined with respect to the resistance element, an atomic percentage of N in the resistance element being is lower than or equal to 50 atom % at least at the center of the resistance element in the thickness direction, and an atomic percentage of Si in the surface oxynitride layer is greater than a sum of an atomic percentage of Cr and an atomic percentage of Al in the surface oxynitride layer. 2 . The chip resistor of claim 1 , wherein the resistance element further includes O, and an atomic percentage of O in the resistance element is lower than or equal to 10 atom % at least at the center of the resistance element in the thickness direction. 3 . The chip resistor of claim 1 , wherein a specific resistance of the resistance element is greater than or equal to 500 μΩ·cm and less than or equal to 20000 μΩ·cm. 4 . A chip resistor of claim 1 , wherein a temperature coefficient of resistance of the resistance element is higher than or equal to −25 ppm/° C. and lower than or equal to +25 ppm/° C. 5 . The chip resistor of claim 1 , wherein the surface oxynitride layer is disposed on a portion of a surface on an opposite side of the resistance element from the insulating substrate except for a portion where the electrode is formed. 6 . A method for producing the chip resistor of claim 1 , the method comprising: an electrode forming step of forming the electrode on the resistance element by sputtering; and a patterning step of patterning the electrode on the resistance element by etching. 7 . The method of claim 6 further comprising a heat treatment step of performing heat treatment on the resistance element and the electrode formed on the resistance element. 8 . The method of claim 7 , wherein in the heat treatment step, a heat treatment temperature is higher than or equal to 500° C. and lower than or equal to 800° C. 9 . A method for producing the chip resistor of claim 1 , the method comprising an electrode forming step of forming the electrode on the resistance element by masked sputtering and patterning the electrode. 10 . A chip resistor comprising: an insulating substrate; a resistance element including Cr, Si, N, and Al and disposed on the insulating substrate; an electrode including at least one refractory metal and disposed on the resistance element, the at least one refractory metal being a metal having a melting point of 800° C. or higher; and a surface oxynitride layer made of an oxynitride film including Si, Cr and Al, wherein: an atomic ratio of Si to Cr in the resistance element is greater than or equal to ⅔ and less than or equal to 4 at least at a center of the resistance element in a thickness direction defined with respect to the resistance element, an atomic percentage of N in the resistance element is lower than or equal to 50 atom % at least at the center of the resistance element in the thickness direction, an atomic percentage of Al in the resistance element is lower than or equal to 30 atom % at least at the center of the resistance element in the thickness direction, and an atomic percentage of Si is greater than a sum of an atomic percentage of Cr and an atomic percentage of Al in the surface oxynitride layer. 11 . The chip resistor of claim 10 , wherein the resistance element further includes O, and an atomic percentage of O in the resistance element is lower than or equal to 10 atom % at least at the center of the resistance element in the thickness direction. 12 . The chip resistor of claim 10 , wherein a specific resistance of the resistance element is greater than or equal to 500 μΩ·cm and less than or equal to 20000 μΩ·cm. 13 . A chip resistor of claims 10 , wherein a temperature coefficient of resistance of the resistance element is higher than or equal to −25 ppm/° C. and lower than or equal to +25 ppm° C. 14 . The chip resistor of claim 10 , wherein the surface oxynitride layer is disposed on a portion of a surface on an opposite side of the resistance element from the insulating substrate except for a portion where the electrode is formed. 15 . A method for producing the chip resistor of claim 10 , the method comprising: an electrode forming step of forming the electrode on the resistance element by sputtering; and a patterning step of patterning the electrode on the resistance element by etching. 16 . The method of claim 15 , further comprising a heat treatment step of performing heat treatment on the resistance element and the electrode formed on the resistance element. 17 . The method of claim 16 , wherein in the heat treatment step, a heat treatment temperature is higher than or equal to 500° C. and lower than or equal to 800° C. 18 . A method for producing the chip resistor of claim 10 , the method comprising an electrode forming step of forming the electrode on the resistance element by masked sputtering and patterning the electrode.

Assignees

Inventors

Classifications

  • by thin film techniques · CPC title

  • by sputtering · CPC title

  • adapted for manufacturing resistor chips · CPC title

  • Thin film resistors · CPC title

  • H01C1/142Primary

    the terminals or tapping points being coated on the resistive element · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US12537119B2 cover?
A chip resistor includes an insulating substrate, a resistance element, and an electrode. The resistance element includes Cr, Si, and N and is disposed on the insulating substrate. The electrode includes at least one refractory metal and is disposed on the resistance element. An atomic ratio of Si to Cr in the resistance element is greater than or equal to ⅔ and less than or equal to 4 at least…
Who is the assignee on this patent?
Panasonic Ip Man Co Ltd
What technology area does this patent fall under?
Primary CPC classification H01C1/142. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Jan 27 2026 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 2 related publications on this page (citations in our corpus or others sharing the same primary CPC).