Electronic device, display panel and method for manufacturing display panel
US-10644091-B2 · May 5, 2020 · US
US12507553B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-12507553-B2 |
| Application number | US-202016735017-A |
| Country | US |
| Kind code | B2 |
| Filing date | Jan 6, 2020 |
| Priority date | Mar 12, 2019 |
| Publication date | Dec 23, 2025 |
| Grant date | Dec 23, 2025 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A display device includes: a substrate including a display area and a peripheral area at least partially surrounding the display area; a plurality of scan lines extending in a first direction in the display area; a plurality of data lines extending in a second direction intersecting the first direction in the display area; and a plurality of fan-out regions located in the peripheral area, each of the plurality of fan-out regions including fan-out lines electrically connected to the plurality of data lines, wherein in at least some of the plurality of fan-out regions, the fan-out lines include first fan-out lines and second fan-out lines alternately arranged and located on different layers, and where the outermost fan-out lines of first and second fan-out regions that are adjacent to each other are either first fan-out lines or second fan out lines.
Opening claim text (preview).
What is claimed is: 1 . A display device comprising: a substrate including a display area and a peripheral area at least partially surrounding the display area; a plurality of scan lines extending in a first direction in the display area; a plurality of data lines extending in a second direction intersecting the first direction in the display area; and a plurality of fan-out regions located in the peripheral area, each of the plurality of fan-out regions including fan-out lines electrically connected to the plurality of data lines, wherein: in first and second fan-out regions of the plurality of fan-out regions that are closest to each other, the fan-out lines in the first and second fan-out regions include first fan-out lines and second fan-out lines alternately located on different layers, the first fan-out lines being located on a first insulating layer and the second fan-out lines being located a second insulating layer that is different from the first insulating layer; each of the first fan-out lines in the first and second fan-out regions has a first thickness and each of the second fan-out lines in the first and second fan-out regions has a second thickness, the first thickness and the second thickness being different from each other; a first fan-out line of the first fan-out region and a last fan-out line of the second fan-out region are closest to each other, the first fan-out line of the first fan-out region and the last fan-out line of the second fan-out region are both either the first fan-out lines or the second fan-out lines and are located on a same layer; the first fan-out line of the first fan-out region is equal in thickness to the last fan-out line of the second fan-out region; at least some of the plurality of fan-out regions comprise a plurality of fan-out units having a contact unit that is adjacent to the display area, a pad unit located opposite to the contact unit, and an extension unit disposed between the contact unit and the pad unit; the extension unit includes a first inverted triangular shaped region, a second triangular shaped region, and a third triangular shape region, with the first inverted triangular shape region being disposed between the second triangular shape region and the third triangular shape region; the fan-out lines in the plurality of fan-out units have a bent pattern in the first inverted triangular shaped region; and a single one of the fan-out lines is arranged on a center portion of, and extends through a lower vertex of, the first inverted triangular shaped region. 2 . The display device of claim 1 , wherein the first fan-out lines and the second fan-out lines included in two adjacent ones of the plurality of fan-out regions are arranged to be symmetric to each other with respect to the neighboring outermost fan-out lines. 3 . The display device of claim 1 , wherein a plurality of pixels are arranged in the display area, the plurality of pixels being electrically connected to the plurality of scan lines and the plurality of data lines; and each of the plurality of pixels includes a pixel circuit including a top-gate thin film transistor, and a light-emitting element electrically connected to the thin film transistor. 4 . The display device of claim 3 , wherein the thin film transistor includes an active layer, a gate electrode, a source electrode, and a drain electrode, a first gate insulating layer is arranged between the active layer and the gate electrode, a second gate insulating layer is arranged between the gate electrode and the source electrode and the drain electrode, and each of the first gate insulating layer and the second gate insulating layer extends to the peripheral area and includes an inorganic material. 5 . The display device of claim 4 , wherein: the first insulating layer comprises the first gate insulating layer; and the gate electrode and the first fan-out lines are arranged on the first gate insulating layer and comprise substantially the same material. 6 . The display device of claim 5 , wherein: the second insulating layer comprises the second gate insulating layer; and the second fan-out lines are arranged on the second gate insulating layer. 7 . The display device of claim 6 , further comprising: an interlayer insulating layer disposed on the second fan-out lines, wherein the source electrode and the drain electrode are arranged on the interlayer insulating layer in the display area. 8 . The display device of claim 3 , wherein the light-emitting element comprises an organic light-emitting diode. 9 . The display device of claim 1 , wherein the first fan-out lines in the first fan-out region are equal in number to the first fan-out lines in the second fan-out region, and the second fan-out lines in the first fan-out region are equal in number to the second fan-out lines in the second fan-out region. 10 . A display device comprising: a substrate including a display area and a peripheral area at least partially surrounding the display area; a plurality of pixels arranged in the display area; and a plurality of fan-out regions located in the peripheral area, each of the plurality of fan-out regions including fan-out lines, wherein: in each of the plurality of fan-out regions, the fan-out lines include first fan-out lines and second fan-out lines alternately arranged and located on different layers, and a first fan-out line of a first fan-out region and a last fan-out line of a second fan-out region are closest to each other, the first fan-out line of the first fan-out region and the last fan-out line of the second fan-out region are both either first fan-out lines or second fan-out lines and are located on a same layer; each of the plurality of pixels includes a top-gate thin film transistor including an active layer, a gate electrode, a source electrode, and a drain electrode; a first gate insulating layer and a second gate insulating layer extending to the peripheral area, the first gate insulating layer being disposed between the active layer and the gate electrode, and the second gate insulating layer being disposed between the gate electrode and the source electrode and the drain electrode; the first fan-out lines are arranged on the first gate insulating layer, and the second fan-out lines are arranged on the second gate insulating layer; each of the first fan-out lines in the first and second fan-out regions has a first thickness and each of the second fan-out lines in the first and second fan-out regions has a second thickness, the first thickness and the second thickness being different from each other; and the first fan-out line of the first fan-out region is equal in thickness to the last fan-out line of the second fan-out region at least some of the plurality of fan-out regions include a contact unit that is adjacent to the display area, a pad unit located opposite to the contact unit, and an extension unit disposed between the contact unit and the pad unit the extension unit includes a first inverted triangular shape region, a second triangular shape region, and a third triangular shape region, with the first inverted triangular shape region being disposed between the second triangular shape region and the third triangular shape region; the fan-out lines in the plurality of fan-out regions have a bent pattern in the first inverted triangular shaped region; and a single one of the fan-out lines is arranged on a center portion of, and extends through a lower vertex of, the first inverted triangular shaped region. 11 . The display device of claim 10 , wherein the first fan-out lines and the second fan-out lines included in the two adjacent fa
protecting against electromagnetic or particle radiation, e.g. light, X-rays, gamma-rays or electrons · CPC title
Connection of the pixel electrodes to the thin film transistors [TFT] · CPC title
being semiconductor devices, e.g. diodes · CPC title
comprising structures specially adapted for lowering the resistance · CPC title
Interconnections, e.g. wiring lines or terminals · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.