Test circuit and test apparatus comprising the test circuit

US12504472B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-12504472-B2
Application numberUS-202318311870-A
CountryUS
Kind codeB2
Filing dateMay 3, 2023
Priority dateApr 4, 2023
Publication dateDec 23, 2025
Grant dateDec 23, 2025

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A test circuit includes a signal processor, a first resistor, a second resistor, a first switch, and a second switch. The signal processor is coupled to a first drive end, a second drive end, a first sensing end, and a second sensing end. The first resistor is coupled between the first drive end and the first sensing end. The second resistor is coupled between the second drive end and the second sensing end. The first switch is coupled between the first sensing end and a first end of a device under test. The second switch is coupled between the second sensing end and a second end of the device under test. The first drive end is coupled to the first end of the device through a first transmission wire, and the second drive end is coupled to the second end of the device through a second transmission wire.

First claim

Opening claim text (preview).

What is claimed is: 1 . A test circuit, comprising: a signal processor coupled to a first drive end, a second drive end, a first sensing end, and a second sensing end; a first resistor coupled between the first drive end and the first sensing end; a second resistor coupled between the second drive end and the second sensing end; a first switch coupled between the first sensing end and a first end of a device under test; and a second switch coupled between the second sensing end and a second end of the device under test, wherein the first drive end is coupled to the first end of the device under test through a first transmission wire, and the second drive end is coupled to the second end of the device under test through a second transmission wire, wherein the signal processor transmits and receives a first test driving signal to and from the device under test through the first drive end and the second drive end in a first stage, and in the first stage, when the first test driving signal transmitting to and from the device under test through the first drive end and the second drive end, the first switch and the second switch are turned off, wherein in a second stage, the first switch is configured to bypass a resistor on the first transmission wire and a first contact resistor between the first transmission wire and the device under test, and the second switch is configured to bypass a resistor on the second transmission wire and a second contact resistor between the second transmission wire and the device under test. 2 . The test circuit according to claim 1 , wherein the signal processor senses a voltage difference between the first sensing end and the second sensing end in the first stage and obtains a first sensing resistance value according to the voltage difference and the first test driving signal. 3 . The test circuit according to claim 2 , wherein the first test driving signal is a test current. 4 . The test circuit according to claim 2 , wherein the first sensing resistance value is equal to a sum of resistance values of a resistor of the device under test, a first contact resistor between the first transmission wire and the device under test, a second contact resistor between the second transmission wire and the device under test, a resistor of the first transmission wire, and a resistor of the second transmission wire. 5 . The test circuit according to claim 2 , wherein the signal processor determines whether the first sensing resistance value is greater than a first threshold value and enters the second stage when the first sensing resistance value is less than or equal to the first threshold value. 6 . The test circuit according to claim 5 , wherein in the second stage, the first switch and the second switch are turned on, and the signal processor transmits and receives a second test driving signal to and from the device under test through the first drive end and the second drive end. 7 . The test circuit according to claim 6 , wherein in the second stage, the signal processor senses the voltage difference between the first sensing end and the second sensing end and obtains a second sensing resistance value according to the voltage difference and the second test driving signal. 8 . The test circuit according to claim 7 , wherein the second test driving signal is a test current. 9 . The test circuit according to claim 7 , wherein the second sensing resistance value is equal to a resistance value of the device under test. 10 . A test apparatus configured to test a chip, comprising: a test circuit, comprising: a signal processor coupled to a first drive end, a second drive end, a first sensing end, and a second sensing end; a first resistor coupled between the first drive end and the first sensing end; a second resistor coupled between the second drive end and the second sensing end; a first switch coupled between the first sensing end and a first end of a device under test; and a second switch coupled between the second sensing end and a second end of the device under test, wherein the first drive end is coupled to the first end of the device under test through a first transmission wire, and the second drive end is coupled to the second end of the device under test through a second transmission wire, wherein the signal processor transmits and receives a first test driving signal to and from the device under test through the first drive end and the second drive end in a first stage, and in the first stage, the first switch and the second switch are turned off, when the first test driving signal transmitting to and from the device under test through the first drive end and the second drive end, the first switch and the second switch are turned off, wherein in a second stage, the first switch is configured to bypass a resistor on the first transmission wire and a first contact resistor between the first transmission wire and the device under test, and the second switch is configured to bypass a resistor on the second transmission wire and a second contact resistor between the second transmission wire and the device under test. 11 . The test apparatus according to claim 10 , wherein the signal processor senses a voltage difference between the first sensing end and the second sensing end in the first stage and obtains a first sensing resistance value according to the voltage difference and the first test driving signal. 12 . The test apparatus according to claim 10 , wherein the first sensing resistance value is equal to a sum of resistance values of a resistor of the device under test, a first contact resistor between the first transmission wire and the device under test, a second contact resistor between the second transmission wire and the device under test, a resistor of the first transmission wire, and a resistor of the second transmission wire. 13 . The test apparatus according to claim 10 , wherein the signal processor determines whether the first sensing resistance value is greater than a first threshold value and enters the second stage when the first sensing resistance value is less than or equal to the first threshold value. 14 . The test apparatus according to claim 13 , wherein in the second stage, the first switch and the second switch are turned on, and the signal processor transmits and receives a second test driving signal to and from the device under test through the first drive end and the second drive end, and the signal processor senses the voltage difference between the first sensing end and the second sensing end and obtains a second sensing resistance value according to the voltage difference and the second test driving signal. 15 . The test apparatus according to claim 10 , wherein the second sensing resistance value is equal to a resistance value of the device under test.

Assignees

Inventors

Classifications

  • related to electrical aspects, e.g. to voltage or current supply or stimuli or to electrical loads · CPC title

  • Voltage or current aspects, e.g. driver, receiver · CPC title

  • Measuring resistance by measuring current or voltage obtained from a reference source (G01R27/16, G01R27/20, G01R27/22 take precedence) · CPC title

  • Interface with the device under test [DUT], e.g. arrangements between the test head and the DUT, mechanical aspects, fixture · CPC title

  • Connectors, terminals (G01R1/0425 and G01R1/0433 take precedence; with measurement function for battery poles G01R31/364) · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US12504472B2 cover?
A test circuit includes a signal processor, a first resistor, a second resistor, a first switch, and a second switch. The signal processor is coupled to a first drive end, a second drive end, a first sensing end, and a second sensing end. The first resistor is coupled between the first drive end and the first sensing end. The second resistor is coupled between the second drive end and the secon…
Who is the assignee on this patent?
Montage Technology Co Ltd
What technology area does this patent fall under?
Primary CPC classification G01R31/2879. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Dec 23 2025 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 3 related publications on this page (citations in our corpus or others sharing the same primary CPC).