Semiconductor device

US12501721B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-12501721-B2
Application numberUS-202018000579-A
CountryUS
Kind codeB2
Filing dateJun 5, 2020
Priority dateJun 5, 2020
Publication dateDec 16, 2025
Grant dateDec 16, 2025

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A semiconductor device includes a semiconductor layer, which is disposed on the surface of a substrate and causing an oxidation reaction and a reduction reaction when irradiated with light, an oxidation catalyst layer, which is disposed on part of the surface of the semiconductor layer, forms along with the semiconductor layer a Schottky junction, and oxidizes an oxidation target substance, a reduction catalyst layer, which is disposed on part of the surface of the semiconductor layer where the oxidation catalyst layer is not disposed so as to be separated from the oxidation catalyst layer, forms along with the semiconductor layer an ohmic junction, and reduces a reduction target substance, and an insulation layer, which is disposed on the entirety of the surface of the semiconductor layer where none of the oxidation catalyst layer and the reduction catalyst layer is disposed so as to be in contact with the oxidation catalyst layer and the reduction catalyst layer.

First claim

Opening claim text (preview).

The invention claimed is: 1 . A semiconductor device comprising: a semiconductor layer disposed on a surface of a substrate and causing an oxidation reaction and a reduction reaction when irradiated with light; an oxidation catalyst layer that is disposed on part of a surface of the semiconductor layer, forms along with the semiconductor layer a Schottky junction, and oxidizes an oxidation target substance; a reduction catalyst layer that is disposed on part of the surface of the semiconductor layer where the oxidation catalyst layer is not disposed so as to be separated from the oxidation catalyst layer, forms along with the semiconductor layer an ohmic junction, and reduces a reduction target substance; and an insulation layer that is disposed on entirety of the surface of the semiconductor layer where none of the oxidation catalyst layer and the reduction catalyst layer is disposed so as to be in contact with the oxidation catalyst layer and the reduction catalyst layer, and transmits the light with which the semiconductor layer is irradiated, wherein the insulation layer comprises an oxide is configured to cover portions of the semiconductor layer not covered by the oxidation catalyst layer and the reduction layer and is configured to suppress a deterioration reaction in the semiconductor layer without preventing the semiconductor layer from absorbing the light, wherein the surface of the semiconductor layer is entirely coated with the oxidation catalyst layer, the reduction catalyst layer, and the insulation layer, and wherein the reduction catalyst layer is a layer that is a laminate of a 25 nm platinum thin film that is layered on a 25 nm titanium thin film. 2 . The semiconductor device according to claim 1 , wherein the insulation layer has a shape of a lattice in a plan view of the surface of the semiconductor layer, and the oxidation catalyst layer and the reduction catalyst layer are formed on the surface of the semiconductor layer in a plurality of no-insulation-layer-formation regions formed by the lattice-shaped insulation layer with the no-insulation-layer-formation regions for the oxidation catalyst layers being different from the no-insulation-layer-formation regions for the reduction catalyst layers. 3 . The semiconductor device according to claim 1 , wherein a bandgap of the insulation layer is wider than a bandgap of the semiconductor layer. 4 . The semiconductor device according to claim 1 , wherein the semiconductor layer is a layer made of a nitride semiconductor, specifically, a layer made of an n-type gallium nitride or a layer that is a laminate of a plurality of nitride semiconductors having an n-type gallium nitride layer disposed on a side facing the substrate, the oxidation catalyst layer is a layer made of a metal oxide. 5 . The semiconductor device according to claim 2 , wherein a bandgap of the insulation layer is wider than a bandgap of the semiconductor layer. 6 . The semiconductor device according to claim 2 , wherein the semiconductor layer is a layer made of a nitride semiconductor, specifically, a layer made of an n-type gallium nitride or a layer that is a laminate of a plurality of nitride semiconductors having an n-type gallium nitride layer disposed on a side facing the substrate, the oxidation catalyst layer is a layer made of a metal oxide. 7 . The semiconductor device according to claim 3 , wherein the semiconductor layer is a layer made of a nitride semiconductor, specifically, a layer made of an n-type gallium nitride or a layer that is a laminate of a plurality of nitride semiconductors having an n-type gallium nitride layer disposed on a side facing the substrate, the oxidation catalyst layer is a layer made of a metal oxide.

Assignees

Inventors

Classifications

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US12501721B2 cover?
A semiconductor device includes a semiconductor layer, which is disposed on the surface of a substrate and causing an oxidation reaction and a reduction reaction when irradiated with light, an oxidation catalyst layer, which is disposed on part of the surface of the semiconductor layer, forms along with the semiconductor layer a Schottky junction, and oxidizes an oxidation target substance, a r…
Who is the assignee on this patent?
Ntt Inc
What technology area does this patent fall under?
Primary CPC classification H10F30/227. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Dec 16 2025 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).