Display device

US12494177B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-12494177-B2
Application numberUS-202218686559-A
CountryUS
Kind codeB2
Filing dateDec 15, 2022
Priority dateDec 15, 2022
Publication dateDec 9, 2025
Grant dateDec 9, 2025

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A display device includes a display panel including a plurality of gate lines and a plurality of data lines, the plurality of gate lines intersecting and being insulated with the plurality of data lines, the display panel further including a plurality of sub-pixels arranged in an array, and the plurality of gate lines and the plurality of data lines defining areas where the sub-pixels are located; a gate driver electrically connected to the plurality of gate lines in the display panel; and a source driver bound to the display panel and electrically connected to the plurality of data lines in the display panel, the source driver being configured to set data transmission start time for respective data lines so that effective charging time of respective sub-pixels formed by the plurality of data lines and a same gate line is same.

First claim

Opening claim text (preview).

The invention claimed is: 1 . A display device, comprising: a display panel comprising a plurality of gate lines and a plurality of data lines, wherein the plurality of gate lines intersect and are insulated with the plurality of data lines, the display panel further comprises a plurality of sub-pixels arranged in an array, and the plurality of gate lines and the plurality of data lines define areas where the sub-pixels are located; a gate driver electrically connected to the plurality of gate lines in the display panel; and a source driver bound to the display panel and electrically connected to the plurality of data lines in the display panel, wherein the source driver is configured to set data transmission start time for respective data lines, so that effective charging time of respective sub-pixels formed by the plurality of data lines and a same gate line is same, wherein: the source driver comprises a source driving unit; the gate driver is configured to transmit a gate signal in a first preset time range to the gate line; the source driving unit is configured to transmit data signals to the plurality of data lines, any of a plurality of data lines intersecting a same gate line is taken as a first reference data line, and data transmission start time of the first reference data line is taken as reference time; in a case that among the plurality of data lines intersecting the same gate line, a gate signal on the gate line at an intersection with the first reference data line is transmitted earliest, data transmission start time of data lines except the first reference data line among the plurality of data lines is later than the reference time, so that effective charging time of respective sub-pixels formed by the plurality of data lines electrically connected to the source driving unit and the same gate line is the same; in a case that among the plurality of data lines intersecting the same gate line, the gate signal on the gate line at the intersection with the first reference data line is transmitted latest, data transmission start time of the data lines except the first reference data line among the plurality of data lines is earlier than the reference time, so that effective charging time of respective sub-pixels formed by the plurality of data lines electrically connected to the source driving unit and the same gate line is the same; in a case that among the plurality of data lines intersecting the same gate line, the gate signal on the gate line at the intersection with the first reference data line is transmitted midway, among the plurality of data lines, data transmission start time of a data line of which a data signal is transmitted earlier than the gate signal on the gate line at the intersection with the first reference data line is earlier than the reference time; and among the plurality of data lines, data transmission start time of a data line of which a data signal is transmitted later than the gate signal on the gate line at the intersection with the first reference data line is later than the reference time, so that the effective charging time of the respective sub-pixels formed by the plurality of data lines electrically connected to the source driving unit and the same gate line is the same; the source driving unit comprises a data input module, a multi-channel delay control module, a digital-to-analog conversion module, an output module and a logic control module; the data input module is electrically connected to both the logic control module and the multi-channel delay control module, and is configured to: receive and analyze a video signal under control of a first control signal of the logic control module, to obtain first data of the video signal; and transmit the first data to the multi-channel delay control module; the multi-channel delay control module is electrically connected to both the logic control module and the digital-to-analog conversion module, and is configured to: receive and analyze the first data under control of a second control signal of the logic control module, to obtain second data of respective data lines with different start time; and transmit the second data to the digital-to-analog conversion module; the digital-to-analog conversion module is further electrically connected to the output module and is configured to: receive and convert the second data, to obtain third data; and transmit the third data to the output module; and the output module is configured to receive and output the third data. 2 . The display device according to claim 1 , wherein all of the data lines comprise a plurality of first data line groups, and each first data line group comprises a plurality of data lines; the source driving unit is configured to take any of the plurality of first data line groups intersecting the same gate line as a first reference data line group, and take data transmission start time of the first reference data line group as a reference time; and in a case that among the plurality of first data line groups intersecting the same gate line, a gate signal on the gate line at an intersection with the first reference data line group is transmitted earliest, data transmission start time of first data line groups except the first reference data line group among the plurality of first data line groups is later than the reference time, so that effective charging time of respective sub-pixels formed by data lines in the plurality of first data line groups electrically connected to the source driving unit and the same gate line is the same; in a case that among the plurality of first data line groups intersecting the same gate line, the gate signal on the gate line at the intersection with the first reference data line group is transmitted latest, data transmission start time of the first data line groups except the first reference data line group among the plurality of first data line groups is earlier than the reference time, so that effective charging time of respective sub-pixels formed by data lines in the plurality of first data line groups electrically connected to the source driving unit and the same gate line is the same; and in a case that among the plurality of first data line groups intersecting the same gate line, the gate signal on the gate line at the intersection with the first reference data line group is transmitted midway, among the plurality of first data line groups, data transmission start time of a first data line group of which a data signal is transmitted earlier than the gate signal on the gate line at the intersection with the first reference data line group is earlier than the reference time; and among the plurality of first data line groups, data transmission start time of a first data line group of which a data signal is transmitted later than the gate signal on the gate line at the intersection with the first reference data line group is later than the reference time, so that effective charging time of respective sub-pixels formed by data lines in the plurality of first data line groups electrically connected to the source driving unit and the same gate line is the same. 3 . The display device according to claim 2 , wherein a quotient of a number of all of data lines and a number of all of the first data line groups is an integer, and a number of the data lines in each first data line group is the same. 4 . The display device according to claim 3 , wherein the source driving unit is configured such that all of data lines in each first data line group comprise a plurality of first sub-data line groups, and each of the plurality of first sub-data line groups include at least one data line; and any of a plurality of first sub-data line groups intersecting the same gate line is taken as a second reference data line group, and data transmission start time of th

Assignees

Inventors

Classifications

  • Improving the luminance or brightness uniformity across the screen · CPC title

  • G09G3/3688Primary

    suitable for active matrices only · CPC title

  • G09G3/3275Primary

    Details of drivers for data electrodes · CPC title

  • Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements (arrangements or circuits for control of liquid crystal elements in a matrix, not structurally associated with these elements G09G3/36) · CPC title

  • for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix {no fixed position being assigned to or needed to be assigned to the individual characters or partial characters} · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US12494177B2 cover?
A display device includes a display panel including a plurality of gate lines and a plurality of data lines, the plurality of gate lines intersecting and being insulated with the plurality of data lines, the display panel further including a plurality of sub-pixels arranged in an array, and the plurality of gate lines and the plurality of data lines defining areas where the sub-pixels are locat…
Who is the assignee on this patent?
Wuhan Boe Optoelectronics Technology Co Ltd, Boe Technology Group Co Ltd, Beijing Boe Technology Dev Co Ltd
What technology area does this patent fall under?
Primary CPC classification G09G3/3688. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Dec 09 2025 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 12 related publications on this page (citations in our corpus or others sharing the same primary CPC).