3D graphics driver to split frames into multiple command buffer submissions based on analysis of previous frames

US12488527B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-12488527-B2
Application numberUS-202117518328-A
CountryUS
Kind codeB2
Filing dateNov 3, 2021
Priority dateNov 3, 2021
Publication dateDec 2, 2025
Grant dateDec 2, 2025

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

Methods, systems and apparatuses may provide for technology that marks a graphics resource as a flush candidate during a current frame, conducts an early flush of a command buffer from the graphics resource if a write event is detected with respect to the graphics resource during a subsequent frame, and bypasses the early flush if the write event is not detected with respect to the graphics resource during the subsequent frame. In one example, the graphics resource is marked as the flush candidate in response to a read back operation of the host processor with respect to the graphics resource, wherein the read back operation retrieves a query result and/or maps a staging resource.

First claim

Opening claim text (preview).

We claim: 1 . A computing system comprising: a graphics processor including a graphics resource; a host processor coupled to the graphics processor; and a memory coupled to the host processor, the memory including a set of instructions, which when executed by the host processor, cause the host processor to: mark the graphics resource as a flush candidate during a current frame, the graphics resource to be marked as the flush candidate in response to a read back operation of the host processor with respect to the graphics resource, wherein the read back operation is one or more of retrieving a query result or mapping a staging resource, conduct an early flush of a command buffer from the graphics resource if a write event is detected with respect to the graphics resource during a subsequent frame, and bypass the early flush if the write event is not detected with respect to the graphics resource during the subsequent frame. 2 . The computing system of claim 1 , wherein the early flush is to be conducted if a stall event is detected during the current frame and a graphics utilization does not exceed a threshold during the current frame, and wherein the early flush is to be bypassed if one or more of the stall event is not detected during the current frame or the graphics utilization exceeds the threshold during the current frame. 3 . The computing system of claim 2 , wherein the early flush is to be conducted if the command buffer satisfies one or more of a draw count condition or a timing condition, and wherein the early flush is to be bypassed if the command buffer does not satisfy one or more of the draw count condition or the timing condition. 4 . The computing system of claim 1 , wherein the command buffer is to represent a subset of a plurality of command buffers corresponding to the subsequent frame, and wherein the early flush is to be conducted before the plurality of command buffers are submitted to the graphics processor. 5 . The computing system of claim 1 , wherein the write event is to be one or more of a query end event or a resource copy event. 6 . A semiconductor apparatus comprising: one or more substrates; and logic coupled to the one or more substrates, wherein the logic is implemented at least partly in one or more of configurable or fixed-functionality hardware, the logic to: mark a graphics resource as a flush candidate during a current frame; conduct an early flush of a command buffer from the graphics resource if a write event is detected with respect to the graphics resource during a subsequent frame, the early flush is to be conducted if a stall event is detected during the current frame and a graphics utilization does not exceed a threshold during the current frame, and wherein the early flush is to be bypassed if one or more of the stall event is not detected during the current frame or the graphics utilization exceeds the threshold during the current frame; and bypass the early flush if the write event is not detected with respect to the graphics resource during the subsequent frame. 7 . The semiconductor apparatus of claim 6 , wherein the graphics resource is to be marked as the flush candidate in response to a read back operation of a host processor with respect to the graphics resource, and wherein the read back operation is one or more of retrieving a query result or mapping a staging resource. 8 . The semiconductor apparatus of claim 6 , wherein the early flush is to be conducted if the command buffer satisfies one or more of a draw count condition or a timing condition, and wherein the early flush is to be bypassed if the command buffer does not satisfy one or more of the draw count condition or the timing condition. 9 . The semiconductor apparatus of claim 6 , wherein the command buffer is to represent a subset of a plurality of command buffers corresponding to the subsequent frame, and wherein the early flush is to be conducted before the plurality of command buffers are submitted to a graphics processor containing the graphics resource. 10 . The semiconductor apparatus of claim 6 , wherein the write event is to be one or more of a query end event or a resource copy event. 11 . At least one non-transitory computer readable storage medium comprising a set of instructions, which when executed by a host processor, cause the host processor to: mark a graphics resource as a flush candidate during a current frame; conduct an early flush of a command buffer from the graphics resource if a write event is detected with respect to the graphics resource during a subsequent frame, the early flush is to be conducted if a stall event is detected during the current frame and a graphics utilization does not exceed a threshold during the current frame, and wherein the early flush is to be bypassed if one or more of the stall event is not detected during the current frame or the graphics utilization exceeds the threshold during the current frame; and bypass the early flush if the write event is not detected with respect to the graphics resource during the subsequent frame. 12 . The at least one non-transitory computer readable storage medium of claim 11 , wherein the graphics resource is to be marked as the flush candidate in response to a read back operation of a host processor with respect to the graphics resource, and wherein the read back operation is one or more of retrieving a query result or mapping a staging resource. 13 . The at least one non-transitory computer readable storage medium of claim 11 , wherein the early flush is to be conducted if the command buffer satisfies one or more of a draw count condition or a timing condition, and wherein the early flush is to be bypassed if the command buffer does not satisfy one or more of the draw count condition or the timing condition. 14 . The at least one non-transitory computer readable storage medium of claim 11 , wherein the command buffer is to represent a subset of a plurality of command buffers corresponding to the subsequent frame, and wherein the early flush is to be conducted before the plurality of command buffers are submitted to a graphics processor containing the graphics resource. 15 . The at least one non-transitory computer readable storage medium of claim 11 , wherein the write event is to be one or more of a query end event or a resource copy event. 16 . A method implemented by a host processor comprising: marking a graphics resource as a flush candidate during a current frame, wherein the graphics resource is to be marked as the flush candidate in response to a read back operation of the host processor with respect to the graphics resource, and wherein the read back operation is one or more of retrieving a query result or mapping a staging resource; conducting an early flush of a command buffer from the graphics resource if a write event is detected with respect to the graphics resource during a subsequent frame; and bypassing the early flush if the write event is not detected with respect to the graphics resource during the subsequent frame. 17 . The method of claim 16 , wherein the early flush is conducted if a stall event is detected during the current frame and a graphics utilization does not exceed a threshold during the current frame, and wherein the early flush is bypassed if one or more of the stall event is not detected during the current frame or the graphics utilization exceeds the threshold during the current frame. 18 . The method of claim 17 , wherein the early flush is conducted if the command buffer satis

Assignees

Inventors

Classifications

  • between a chip and a stacked insulating package substrate, interposer or RDL · CPC title

  • Package configurations · CPC title

  • the substrate having spherical bumps for external connection · CPC title

  • Shapes or dispositions of interconnections · CPC title

  • Memory management · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US12488527B2 cover?
Methods, systems and apparatuses may provide for technology that marks a graphics resource as a flush candidate during a current frame, conducts an early flush of a command buffer from the graphics resource if a write event is detected with respect to the graphics resource during a subsequent frame, and bypasses the early flush if the write event is not detected with respect to the graphics res…
Who is the assignee on this patent?
Intel Corp
What technology area does this patent fall under?
Primary CPC classification G06T15/005. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Dec 02 2025 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 5 related publications on this page (citations in our corpus or others sharing the same primary CPC).