Optimized multi-pass rendering on tiled base architectures

US2016148338A1 · US · A1

Patent metadata
FieldValue
Publication numberUS-2016148338-A1
Application numberUS-201615012467-A
CountryUS
Kind codeA1
Filing dateFeb 1, 2016
Priority dateDec 27, 2013
Publication dateMay 26, 2016
Grant date

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

The present disclosure provides systems and methods for multi-path rendering on tile based architectures including executing, with a graphics processing unit (GPU), a query pass, executing, with the GPU, a condition true pass based on the query pass without executing a flush operation, executing, with the GPU, a condition false pass based on the query pass without executing a flush operation, and responsive to executing the condition true pass and the condition false pass, executing, with the GPU, a flush operation.

First claim

Opening claim text (preview).

1 . A method for multi-path graphics rendering on tile-based architectures, the method comprising: receiving, with a graphics processing unit (GPU) from an application executing on a processor other than the GPU, a first set of commands for a condition true pass and a second set of commands for a condition false pass; executing, with the GPU, a query pass without executing a flush operation to flush results of the query pass to the processor; in response to the results of the query pass indicating a true condition, executing, with the GPU, the condition true pass, including executing the first set of commands, based on the query pass without executing the flush operation; in response to the results of the query pass indicating a false condition, executing, with the GPU, the condition false pass, including executing the second set of commands, based on the query pass without executing the flush operation; and responsive to executing the condition true pass and the condition false pass, executing, with the GPU, the flush operation. 2 . The method of claim 1 , wherein the query pass comprises a first query pass and executing the first query pass comprises executing a graphics rendering command that indicates a start of the first query pass. 3 . The method of claim 2 , wherein executing the first query pass further comprises executing a graphics rendering command that indicates an end of the first query pass. 4 . The method of claim 1 , wherein executing the condition false pass further comprises executing a graphics command that indicates an end of the condition false pass. 5 . The method of claim 1 , further comprising executing a direct render. 6 . The method of claim 5 , wherein executing the condition true pass further comprises executing a graphics rendering command that indicates an end of a first query pass. 7 . The method of claim 1 , wherein executing the condition false pass further comprises executing a graphics command that indicates a start of the condition false pass. 8 . A device for multi-path graphics rendering on tile-based architectures comprising: a memory; a graphics processing unit (GPU) communicatively coupled to the memory and configured to: receive, from an application executing on a processor other than the GPU, a first set of commands for a condition true pass and a second set of commands for a condition false pass; execute a query pass without executing a flush operation to flush results of the query pass to the processor; in response to the results of the query pass indicating a true condition, execute the condition true pass, including executing the first set of commands, based on the query pass without executing the flush operation; in response to the results of the query pass indicating a false condition, execute the condition false pass, including executing the second set of commands, based on the query pass without executing the flush operation; and responsive to executing the condition true pass, and the condition false pass, executing the flush operation. 9 . The device of claim 8 , wherein the query pass comprises a first query pass and executing the first query pass comprises executing a graphics rendering command that indicates a start of the first query pass. 10 . The device of claim 9 , wherein executing the first query pass further comprises executing a graphics rendering command that indicates an end of the first query pass. 11 . The device of claim 8 , wherein executing the condition false pass further comprises executing a graphics command that indicates an end of the condition false pass. 12 . The device of claim 8 , further comprising executing a direct render. 13 . The device of claim 12 , wherein executing the condition true pass further comprises executing a graphics rendering command that indicates an end of a first query pass. 14 . The device of claim 8 , wherein executing the condition false pass further comprises executing a graphics command that indicates a start of the condition false pass. 15 . A device for multi-path graphics rendering on tile based architectures comprising: means for receiving, with a graphics processing unit (GPU) from an application executing on a processor other than the GPU, a first set of commands for a condition true pass and a second set of commands for a condition false pass means for executing a query pass with the GPU without executing a flush operation to flush results of the query pass to the processor; means for executing the condition true pass in response to the results of the query pass indicating a true condition, including means for executing the first set of commands, based on the query pass without executing the flush operation with the GPU; means for executing the condition false pass in response to the results of the query pass indicating a false condition, including means for executing the second set of commands, based on the query pass without executing the flush operation with the GPU; and responsive to executing the condition true pass and the condition false pass, means for performing the flush operation with the GPU. 16 . The device of claim 15 , wherein the query pass comprises a first query pass and executing the first query pass comprises executing a graphics rendering command that indicates a start of the first query pass. 17 . The device of claim 16 , wherein executing the first query pass further comprises means for executing a graphics rendering command that indicates an end of the first query pass. 18 . The device of claim 15 , wherein executing the condition false pass further comprises executing a graphics command that indicates an end of the condition false pass. 19 . The device of claim 15 , further comprising executing a direct render. 20 . The device of claim 19 , wherein executing the condition true pass further comprises executing a graphics rendering command that indicates an end of a first query pass. 21 . The device of claim 15 , wherein executing the condition false pass further comprises executing a graphics command that indicates a start of the condition false pass. 22 . A computer-readable storage medium, the computer-readable storage medium having stored thereon instructions for multi-path graphics rendering on tile based architectures that upon execution cause one or more graphics processing units (GPUs), to receive, from an application executing on a processor other than the GPU, a first set of commands for a condition true pass and a second set of commands for a condition false pass; execute a query pass without executing a flush operation to flush results of the query pass to the processor; in response to the results of the query pass indicating a true condition, execute the condition true pass, including executing the first set of commands, based on the query pass without executing the flush operation; in response to the results of the query pass indicating a false condition, execute the condition false pass, including executing the second set of commands, based on the query pass without executing the flush operation; and responsive to executing the condition true pass, and the condition false pass, execute the flush operation.

Assignees

Inventors

Classifications

  • G06T15/005Primary

    General purpose rendering architectures · CPC title

  • G06T1/20Primary

    Processor architectures; Processor configuration, e.g. pipelining · CPC title

  • Graphical querying, e.g. query-by-region, query-by-sketch, query-by-trajectory, GUIs for designating a person/face/object as a query predicate (end-user interface involving hot spots associated with the video H04N21/4725; end-user interface for selecting a Region of Interest H04N21/4728) · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US2016148338A1 cover?
The present disclosure provides systems and methods for multi-path rendering on tile based architectures including executing, with a graphics processing unit (GPU), a query pass, executing, with the GPU, a condition true pass based on the query pass without executing a flush operation, executing, with the GPU, a condition false pass based on the query pass without executing a flush operation, a…
Who is the assignee on this patent?
Qualcomm Inc
What technology area does this patent fall under?
Primary CPC classification G06T15/005. Mapped technology areas include Physics.
When was this patent published?
Publication date Thu May 26 2016 00:00:00 GMT+0000 (Coordinated Universal Time) (A1). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 1 related publication on this page (citations in our corpus or others sharing the same primary CPC).