Devices and methods for controlling wafer uniformity in plasma-based process

US12463016B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-12463016-B2
Application numberUS-202217874124-A
CountryUS
Kind codeB2
Filing dateJul 26, 2022
Priority dateJul 31, 2018
Publication dateNov 4, 2025
Grant dateNov 4, 2025

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

Devices and methods for controlling wafer uniformity in plasma-based process is disclosed. In one example, a device for plasma-based processes is disclosed. The device includes: a housing defining a process chamber and a gas distribution plate (GDP) arranged in the process chamber. The housing comprises: a gas inlet configured to receive a process gas, and a gas outlet configured to expel processed gas. The GDP is configured to distribute the process gas within the process chamber. The GDP has a plurality of holes evenly distributed thereon. The GDP comprises a first zone and a second zone. The first zone is closer to the gas outlet than the second zone. At least one hole in the first zone is closed.

First claim

Opening claim text (preview).

What is claimed is: 1 . A method for making a gas distribution plate (GDP) of a semiconductor process chamber, the method comprising: providing a process chamber, the process chamber comprising a gas inlet configured to receive a process gas and further comprising a gas outlet at a lateral side of the process chamber configured to expel a processed gas; from a top view, determining a first position of the gas outlet and a second position of the gas inlet in the process chamber, wherein the gas outlet does not overlap with the gas inlet from the top view; determining positions of a first zone and a second zone of the GDP that has a plurality of holes evenly distributed thereon; and refining the GDP based on the first position, the second position, and the positions of the first zone and the second zone, wherein the GDP is to be arranged in the process chamber and configured to distribute the process gas within the process chamber, the first zone is closer to the gas outlet than the second zone, and at least one hole in the first zone is closed based on the refining, and wherein the refining comprises: dividing the second zone into a first sub-zone and a second sub-zone that are located on different sides of the gas inlet based on the second position, wherein the first sub-zone comprises a first plurality of holes each of which has a first diameter and the second sub-zone comprises a second plurality of holes each of which has a second diameter; and increasing the first diameter to be larger than the second diameter when the first sub-zone is closer to the gas outlet than the second sub-zone. 2 . The method of claim 1 , wherein refining the GDP comprises: determining the first zone is closer to the gas outlet than the second zone by determining that: a first average distance between each hole of the first zone and the first position of the gas outlet is shorter than a second average distance between each hole of the second zone and the first position of the gas outlet. 3 . The method of claim 1 , wherein refining the GDP comprises: closing all holes in the first zone; and opening all holes in the second zone. 4 . The method of claim 1 , wherein the first plurality of holes have a first density of distribution on the GDP and the second plurality of holes have a second density of distribution on the GDP. 5 . The method of claim 1 , wherein the refining comprises filling the at least one hole in the first zone to close the at least one hole. 6 . A method of making a semiconductor processing system, comprising: providing a process chamber, the process chamber comprising: a gas inlet configured to receive a process gas, and a gas outlet configured to expel a processed gas; providing a gas distribution plate (GDP) arranged in the process chamber and configured to distribute the process gas within the process chamber to achieve a silicon etching uniformity less than a threshold, the GDP comprising: an annular body that extends laterally from an inner sidewall to an outer sidewall and consists of a first zone, a second zone, and a third zone positioned within the annular body, wherein the first, second, and third zones form an entirety of the annular body; a first plurality of holes extending through the third zone of the annular body from a lower surface of the annular body toward an upper surface of the annular body; and a second plurality of holes extending through the second zone of the annular body from the lower surface of the annular body toward the upper surface of the annular body, wherein, from a top view, a first average distance between each of the first plurality of holes and a position of the gas outlet is shorter than a second average distance between each of the second plurality of holes and the position of the gas outlet, wherein a minimum value of a first diameter of each of the first plurality of holes is greater than a maximum value of a second diameter of each of the second plurality of holes, and wherein the first plurality of holes is smaller in number than that of the second plurality of holes. 7 . The method of claim 6 , wherein an average cross-sectional area of the first plurality of holes is greater than an average cross-sectional area of the second plurality of holes. 8 . The method of claim 6 , wherein the first zone is closer to the gas outlet than the second and third zones. 9 . The method of claim 6 , wherein the second zone and the third zone are located on different sides of the gas inlet. 10 . The method of claim 6 , wherein a total area of the first plurality of holes is the same as that of the second plurality of holes. 11 . The method of claim 6 , wherein the first zone has no open holes. 12 . The method of claim 6 , wherein: the first diameter is in a range from about 0.48 mm to about 0.52 mm; and the second diameter is in a range from about 0.4 mm to about 0.46 mm. 13 . The method of claim 6 , wherein: the second zone and the third zone are located on different sides of the gas inlet; the third zone comprises the first plurality of holes, which have a first average cross-sectional area; and the second zone comprises the second plurality of holes, which have a second average cross-sectional area that is less than the first cross-sectional average area. 14 . A method of making a semiconductor processing system, comprising: providing a process chamber, the process chamber comprising: a gas inlet configured to receive a process gas, and a gas outlet configured to expel a processed gas; and providing a gas distribution plate (GDP) arranged in the process chamber and configured to distribute the process gas within the process chamber to achieve a silicon etching uniformity less than 10%, the GDP comprising: an annular body that extends laterally from an inner sidewall to an outer sidewall and consists of a first zone, a second zone, and a third zone positioned within the annular body, wherein the first, second, and third zones form an entirety of the annular body; a first plurality of holes extending through the third zone of the annular body from a lower surface of the annular body toward an upper surface of the annular body; and a second plurality of holes extending through the second zone of the annular body from the lower surface of the annular body toward the upper surface of the annular body, wherein, from a top view, a first average distance between each of the first plurality of holes and a position of the gas outlet is shorter than a second average distance between each of the second plurality of holes and the position of the gas outlet, wherein a first diameter of each of the first plurality of holes is in a range of 0.48 to 0.52 millimeters (mm) and a second diameter of each of the second plurality of holes is in a range of 0.4 to 0.46 mm, and wherein the first plurality of holes is smaller in number than that of the second plurality of holes. 15 . The method of claim 14 , wherein the second zone and the third zone are located on different sides of the gas inlet. 16 . The method of claim 14 , wherein the first zone has no open holes. 17 . The method of claim 14 , wherein a total cross-sectional area of the first plurality of holes in the third zone is the same as a total cross-sectional area of the second plurality of holes in the second zone. 18 . The method of claim 14 , wherein the first zone is closer to the gas outlet than the second and third zones, and wherein the second zone and the third zone are located on different sides of

Assignees

Inventors

Classifications

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US12463016B2 cover?
Devices and methods for controlling wafer uniformity in plasma-based process is disclosed. In one example, a device for plasma-based processes is disclosed. The device includes: a housing defining a process chamber and a gas distribution plate (GDP) arranged in the process chamber. The housing comprises: a gas inlet configured to receive a process gas, and a gas outlet configured to expel proce…
Who is the assignee on this patent?
Taiwan Semiconductor Mfg Co Ltd, Taiwan Semiconductor Mfg Co Ltd
What technology area does this patent fall under?
Primary CPC classification H01J37/32449. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Nov 04 2025 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).