Communication device and communication system
US-11743024-B2 · Aug 29, 2023 · US
US12457089B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-12457089-B2 |
| Application number | US-202218264112-A |
| Country | US |
| Kind code | B2 |
| Filing date | Feb 3, 2022 |
| Priority date | Feb 10, 2021 |
| Publication date | Oct 28, 2025 |
| Grant date | Oct 28, 2025 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
Communication apparatus with correct audio signal regeneration are disclosed. In one example, a communication apparatus includes a counter that counts the number of a predetermined reference clock included in one cycle of a divided signal of an audio master clock with a frequency that is equal to a product of a frequency of a sampling clock for sampling of an audio signal and a multiplier on the basis of the audio master clock, a ratio of division of the divided signal and the predetermined reference clock. A packet generator generates a packet including the counted number counted, a bit width of SD (Serial Data) conforming to an I2S standard, the frequency of the sampling clock, the ratio of division of the divided signal to the audio master clock, a frequency ratio of the frequency of the audio master clock to the frequency of the sampling clock, and the SD.
Opening claim text (preview).
The invention claimed is: 1 . A communication apparatus comprising: a counting section that counts a number of clocks of a reference clock included in one cycle of a divided signal of an audio master clock with a frequency that is equal to a product of a frequency of a sampling clock for sampling of an audio signal and a multiplier on a basis of the audio master clock, a ratio of division of the divided signal, and the reference clock; and a packet generator that generates a packet including information including the number of clocks counted at the counting section, a bit width of Serial Data (SD) conforming to an Inter-IC Sound (I2S) standard, the frequency of the sampling clock, the ratio of division of the divided signal to the audio master clock, a frequency ratio of the frequency of the audio master clock to the frequency of the sampling clock, and the SD. 2 . The communication apparatus according to claim 1 , wherein the packet generated by the packet generator includes a header portion and a data portion, the header portion includes the number of clocks counted at the counting section, the bit width of the SD, the frequency of the sampling clock, the ratio of division, and the frequency ratio, and the data portion includes a plurality of pieces of the SD. 3 . The communication apparatus according to claim 2 , wherein the header portion includes the bit width of the SD, a number of channels of the SD, the frequency of the sampling clock, the ratio of division of the divided signal to the audio master clock, the frequency ratio of the frequency of the audio master clock to the frequency of the sampling clock, a frequency of the reference clock, and the number of clocks counted at the counting section. 4 . The communication apparatus according to claim 3 , wherein the data portion includes the SD of all channels and all samples. 5 . The communication apparatus according to claim 1 , comprising: a physical layer clock generator that generates a clock to be used in common by physical layers of both the communication apparatus and a communication partner apparatus; and a divider that divides the clock generated at the physical layer clock generator and generates the reference clock. 6 . The communication apparatus according to claim 5 , wherein a frequency of the clock generated at the physical layer clock generator is 250 MHz. 7 . The communication apparatus according to claim 6 , wherein the frequency of the audio master clock is 25.6 MHz, and the frequency of the sampling clock is 50 kHz. 8 . The communication apparatus according to claim 1 , wherein the sampling clock and the audio master clock are asynchronous with the reference clock. 9 . The communication apparatus according to claim 1 , wherein the sampling clock and the audio master clock are synchronous with the reference clock. 10 . The communication apparatus according to claim 1 , comprising: a Precision Time Base (PTB) clock generator that generates a PTB clock to be used to generate timestamp information to be used in common by the communication apparatus and a communication partner apparatus, wherein the reference clock is the PTB clock. 11 . The communication apparatus according to claim 10 , wherein the audio master clock is synchronous with the PTB clock. 12 . The communication apparatus according to claim 10 , wherein a frequency of the PTB clock is 250 MHz. 13 . A communication apparatus comprising: a recovering section that receives a packet transmitted from a communication partner apparatus, and recovers, from the packet, Serial Data (SD) conforming to an Inter-IC Sound (I2S) standard, a bit width of the SD, a frequency of a sampling clock for sampling of an audio signal, a frequency ratio of a frequency of an audio master clock to the frequency of the sampling clock, a number of clocks of a first reference clock included in one cycle of a divided signal of the audio master clock, the frequency of the sampling clock, and a ratio of division of the divided signal to the audio master clock; an audio master clock regenerator that regenerates the audio master clock on a basis of the number of clocks of the first reference clock, a frequency of the first reference clock, and the ratio of division; and an Serial Clock (SCK) regenerator that regenerates an SCK on a basis of bit width information regarding the SD, the frequency ratio, and the audio master clock. 14 . The communication apparatus according to claim 13 , comprising: a clock regenerating circuit that generates a second reference clock synchronous with a signal change of the SD on a basis of the packet; and a frequency ratio calculating section that calculates a frequency ratio between the frequency of the first reference clock and a frequency of the second reference clock, wherein the audio master clock regenerator regenerates the audio master clock on a basis of the number of clocks of the first reference clock, frequency information regarding the first reference clock, the ratio of division, and the frequency ratio calculated at the frequency ratio calculating section. 15 . The communication apparatus according to claim 13 , comprising: a Precision Time Base (PTB) clock generator that generates a PTB clock to be used to generate timestamp information to be used in common by the communication apparatus and the communication partner apparatus, wherein the first reference clock is the PTB clock. 16 . The communication apparatus according to claim 1 , wherein the packet is transmitted in a period allocated by Time Division Duplex (TDD).
using spectral analysis, e.g. transform vocoders or subband vocoders · CPC title
Parsing or analysis of headers · CPC title
the synchronisation signals differing from the information signals in amplitude, polarity or frequency {or length} · CPC title
using a frequency divider or counter in the loop (H03L7/20, H03L7/22 take precedence) · CPC title
using an embedded synchronisation · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.