Display panel and display device including the same

US12400573B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-12400573-B2
Application numberUS-202418794004-A
CountryUS
Kind codeB2
Filing dateAug 5, 2024
Priority dateOct 19, 2021
Publication dateAug 26, 2025
Grant dateAug 26, 2025

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

Provided is a display panel which may include a pixel array including a plurality of pixels connected to scan lines and data lines, a photonic synapse block including a plurality of photonic synapse elements, and a neuron block including a plurality of neuron elements electrically connected to the plurality of photonic synapse elements.

First claim

Opening claim text (preview).

What is claimed is: 1. A display panel, comprising: a pixel array including a plurality of pixels connected to scan lines and data lines; a photonic synapse block including a plurality of photonic synapse elements, electrically connected to the pixel array; and a neuron block including a plurality of neuron elements, each of the plurality of neuron elements electrically connected to each of the plurality of photonic synapse elements, wherein the photonic synapse block overlaps the pixel array, wherein the plurality of photonic synapse elements include a plurality of first photonic synapse elements and a plurality of second photonic synapse elements which receive signals from the plurality of first photonic synapse elements as input signals, wherein the plurality of first photonic synapse elements sense an image displayed by the pixel array, and wherein the plurality of second photonic synapse elements perform a neural network operation based on the input signals. 2. The display panel of claim 1 , wherein the photonic synapse block is disposed under the pixel array. 3. The display panel of claim 1 , wherein a photo conductivity of each of the plurality of first photonic synapse elements changes by an image displayed by the pixel array. 4. The display panel of claim 1 , wherein a photo conductivity of each of the plurality of second photonic synapse elements is fixed. 5. The display panel of claim 1 , wherein a number of the plurality of second photonic synapse elements is greater than a number of the plurality of first photonic synapse elements per a unit area of the pixel array. 6. The display panel of claim 1 , wherein the pixel array includes a first pixel array which displays an image and a second pixel array which does not display the image, and wherein the photonic synapse block overlaps the second pixel array. 7. The display panel of claim 6 , wherein the photonic synapse block is disposed under the second pixel array. 8. The display panel of claim 6 , wherein a photo conductivity of each of the plurality of photonic synapse elements changes by a light emitted by the second pixel array.

Assignees

Inventors

Classifications

  • Details of drivers for scan electrodes, other than drivers for liquid crystal, plasma or OLED displays · CPC title

  • Compensation of drifts in the characteristics of light emitting or modulating elements · CPC title

  • Oxide semiconductors, e.g. zinc oxide, copper aluminium oxide or cadmium stannate · CPC title

  • having ferroelectric layers · CPC title

  • Details of power systems and of start or stop of display operation · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US12400573B2 cover?
Provided is a display panel which may include a pixel array including a plurality of pixels connected to scan lines and data lines, a photonic synapse block including a plurality of photonic synapse elements, and a neuron block including a plurality of neuron elements electrically connected to the plurality of photonic synapse elements.
Who is the assignee on this patent?
Samsung Display Co Ltd
What technology area does this patent fall under?
Primary CPC classification G09G3/20. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Aug 26 2025 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 12 related publications on this page (citations in our corpus or others sharing the same primary CPC).