Driving method and driving device of display panel
US-2020234665-A1 · Jul 23, 2020 · US
US12400573B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-12400573-B2 |
| Application number | US-202418794004-A |
| Country | US |
| Kind code | B2 |
| Filing date | Aug 5, 2024 |
| Priority date | Oct 19, 2021 |
| Publication date | Aug 26, 2025 |
| Grant date | Aug 26, 2025 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
Provided is a display panel which may include a pixel array including a plurality of pixels connected to scan lines and data lines, a photonic synapse block including a plurality of photonic synapse elements, and a neuron block including a plurality of neuron elements electrically connected to the plurality of photonic synapse elements.
Opening claim text (preview).
What is claimed is: 1. A display panel, comprising: a pixel array including a plurality of pixels connected to scan lines and data lines; a photonic synapse block including a plurality of photonic synapse elements, electrically connected to the pixel array; and a neuron block including a plurality of neuron elements, each of the plurality of neuron elements electrically connected to each of the plurality of photonic synapse elements, wherein the photonic synapse block overlaps the pixel array, wherein the plurality of photonic synapse elements include a plurality of first photonic synapse elements and a plurality of second photonic synapse elements which receive signals from the plurality of first photonic synapse elements as input signals, wherein the plurality of first photonic synapse elements sense an image displayed by the pixel array, and wherein the plurality of second photonic synapse elements perform a neural network operation based on the input signals. 2. The display panel of claim 1 , wherein the photonic synapse block is disposed under the pixel array. 3. The display panel of claim 1 , wherein a photo conductivity of each of the plurality of first photonic synapse elements changes by an image displayed by the pixel array. 4. The display panel of claim 1 , wherein a photo conductivity of each of the plurality of second photonic synapse elements is fixed. 5. The display panel of claim 1 , wherein a number of the plurality of second photonic synapse elements is greater than a number of the plurality of first photonic synapse elements per a unit area of the pixel array. 6. The display panel of claim 1 , wherein the pixel array includes a first pixel array which displays an image and a second pixel array which does not display the image, and wherein the photonic synapse block overlaps the second pixel array. 7. The display panel of claim 6 , wherein the photonic synapse block is disposed under the second pixel array. 8. The display panel of claim 6 , wherein a photo conductivity of each of the plurality of photonic synapse elements changes by a light emitted by the second pixel array.
Details of drivers for scan electrodes, other than drivers for liquid crystal, plasma or OLED displays · CPC title
Compensation of drifts in the characteristics of light emitting or modulating elements · CPC title
Oxide semiconductors, e.g. zinc oxide, copper aluminium oxide or cadmium stannate · CPC title
having ferroelectric layers · CPC title
Details of power systems and of start or stop of display operation · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.