Post-tessellation blending in a GPU pipeline

US12374030B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-12374030-B2
Application numberUS-202418669424-A
CountryUS
Kind codeB2
Filing dateMay 20, 2024
Priority dateApr 5, 2018
Publication dateJul 29, 2025
Grant dateJul 29, 2025

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

Implementations of post-tessellation blender hardware perform both domain shading and blending and whilst some vertices may not require blending, all vertices require domain shading. The blender hardware includes a cache and/or a content addressable memory and these data structures are used to reduce duplicate domain shading operations.

First claim

Opening claim text (preview).

What is claimed is: 1. A post-tessellation blender hardware apparatus, comprising: a cache arranged to, in the event of a cache hit at a cache entry for a UV coordinate of a domain space vertex, output a world space vertex corresponding to the UV coordinate from the cache entry, and in the event of a cache miss for the UV coordinate, output the UV coordinate to a domain shader, where the domain space vertex comprises UV coordinates of neighbour vertices that are not inherent from the UV coordinates of the vertex itself. 2. The blender hardware apparatus according to claim 1 , wherein the domain space vertex further comprises UV coordinates of the vertex and a blend weight of the domain space vertex, and wherein the blender hardware apparatus further comprises: an input for receiving the domain space vertex output by a tessellation unit; a blend unit arranged to receive the blend weight of the domain space vertex, world space vertices for the domain space vertex and its neighbour vertices generated by a domain shader or accessed from the cache, and to generate a single world space vertex for the domain space vertex using the blend weight, and a blend weight assessment logic block comprising hardware logic arranged to determine if the blend weight of the domain space vertex is equal to one and in response to determining that the blend weight of the domain space vertex is not equal to one, to output the UV coordinates of neighbours of the domain space vertex to the cache, wherein the cache is further arranged to store data pairs, each data pair comprising a respective UV coordinate and a respective world space vertex generated from the respective UV coordinate by a domain shader, and wherein the cache is also arranged to receive and store world space vertices generated by the domain shader for input vertices and their neighbours. 3. The blender hardware apparatus according to claim 2 , wherein the blend weight assessment logic block is further arranged, in response to determining that the blend weight of the domain space vertex is equal to one, to output the UV coordinates of the vertex to the cache and wherein the cache is arranged to, in the event of a cache hit at a cache entry for any of the UV coordinates of a neighbour of the domain space vertex, output the world space vertex from the cache entry, and in the event of a cache miss for the UV coordinates of one or more of the neighbours of the domain space vertex, output the UV coordinates of the one or more neighbours to a domain shader. 4. The blender hardware apparatus according to claim 2 , wherein the blend weight assessment logic block is further arranged, in response to determining that the blend weight of the domain space vertex is equal to one, to output the UV coordinates of the domain space vertex to a domain shader. 5. The blender hardware apparatus according to claim 2 , wherein the blend unit comprises: a linear averaging hardware logic block comprising an input for receiving one or more world space vertices of neighbour vertices and hardware logic arranged to generate a linear average of all neighbour world space vertices using fixed weights; and a hardware interpolation block comprising an input for receiving a world space vertex for the domain space vertex itself, a world space vertex output by the linear averaging hardware logic block and the blend weight and hardware logic arranged to perform a linear interpolation of the world space vertex for the domain space vertex itself and the world space vertex output by the linear averaging hardware logic block using the blend weight to generate the single world space vertex for the domain space vertex. 6. The blender hardware apparatus according to claim 1 , wherein the blender hardware apparatus further comprises: a vertex decompression hardware logic block arranged to generate the UV coordinates of neighbour vertices from the domain space vertex and output the UV coordinates of the neighbour vertices to the cache; and a blend weight assessment logic block comprising hardware logic arranged to determine if the blend weight of the domain space vertex is equal to one, and in response to determining that the blend weight of the domain space vertex is not equal to one, to output the domain space vertex to the vertex decompression hardware logic block. 7. The blender hardware apparatus according to claim 1 , wherein the cache is further arranged in response to receiving a new world space vertex from the domain shader when all entries in the cache are full, to evict a data pair from a selected entry in the cache and store the received world space vertex in the selected entry. 8. The blender hardware apparatus according to claim 7 , wherein the cache is further arranged to select an oldest entry in the cache for eviction. 9. The blender hardware apparatus according to claim 7 , wherein the cache is further arranged to select an entry in the cache for eviction comprising a UV coordinate that is furthest away in UV space from a UV coordinate corresponding to the received new world space vertex. 10. The blender hardware apparatus according to claim 1 , wherein the blender hardware apparatus further comprises: a domain shader arranged to receive surface patch data, perform a shading operation on any UV coordinate input to the domain shader to generate a world space vertex corresponding to the UV coordinate input and output the world space vertex corresponding to the UV coordinate input to the cache and to a blend unit. 11. A method of performing post-tessellation blending comprising: in response to a cache hit at an entry for a UV coordinate of a domain space vertex in a cache, outputting a world space vertex corresponding to the UV coordinate from the cache entry, where the domain space vertex comprises UV coordinates of neighbour vertices that are not inherent from the UV coordinates of the vertex itself; and in response to a cache miss at an entry for the UV coordinate in the cache, outputting the UV coordinate to a domain shader. 12. The method according to claim 11 , wherein the domain space vertex further comprises UV coordinates of the vertex and a blend weight of the domain space vertex, the method further comprising: receiving the domain space vertex output by a tessellation unit; storing, in a cache, data pairs, each data pair comprising a respective UV coordinate and a respective world space vertex generated from the respective UV coordinate by a domain shader; once world space vertices for the vertex and neighbour vertices have been output from the cache or the domain shader, generating, in a blend unit, a single world space vertex for the domain space vertex using the blend weight; and generating the UV coordinates of the neighbour vertices from the domain space vertex, wherein the method further comprises in response to the cache miss at the entry for the UV coordinate in the cache, generating, in the domain shader, a world space vertex from the UV coordinate. 13. The method according to claim 12 , further comprising outputting, by a blend weight assessment logic block and in response to determining that the blend weight of the domain space vertex is equal to one, the UV coordinates of the vertex to the cache, and outputting, by the cache, in the event of a cache hit at a cache entry for any of the UV coordinates of a neighbour of the domain space vertex, the world space vertex from the cache entry, and outputting, by the cache, in the event of a cache miss for the UV coordinates of one or more of the neighbours of the domain space vertex, the UV coordinates of the one or more neighbours to a domain shader.

Assignees

Inventors

Classifications

  • involving image processing hardware · CPC title

  • G06T17/20Primary

    Finite element generation, e.g. wire-frame surface description, {tesselation} · CPC title

  • Constructive solid geometry [CSG] using solid primitives, e.g. cylinders, cubes · CPC title

  • Shading · CPC title

  • G06T15/005Primary

    General purpose rendering architectures · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US12374030B2 cover?
Implementations of post-tessellation blender hardware perform both domain shading and blending and whilst some vertices may not require blending, all vertices require domain shading. The blender hardware includes a cache and/or a content addressable memory and these data structures are used to reduce duplicate domain shading operations.
Who is the assignee on this patent?
Imagination Tech Ltd
What technology area does this patent fall under?
Primary CPC classification G06T17/20. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Jul 29 2025 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 4 related publications on this page (citations in our corpus or others sharing the same primary CPC).