Iii-n transistor arrangements for reducing nonlinearity of off-state capacitance
US-2020373421-A1 · Nov 26, 2020 · US
US12356650B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-12356650-B2 |
| Application number | US-202217691057-A |
| Country | US |
| Kind code | B2 |
| Filing date | Mar 9, 2022 |
| Priority date | Dec 31, 2021 |
| Publication date | Jul 8, 2025 |
| Grant date | Jul 8, 2025 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A semiconductor device includes a first nitride-based semiconductor layer, a second nitride-based semiconductor layer, a gate electrode, a source electrode, a drain electrode, and a group of negatively-charged ions. The gate electrode is located between the source and drain electrodes to define a drift region between the gate and drain electrodes. A group of negatively-charged ions are implanted into the drift region and over the 2DEG region and spaced apart from the gate and drain electrodes and spaced apart from an area directly beneath the gate and drain electrodes. The gate electrode is closer to the negatively-charged ions than the drain electrode, such that the negatively-charged ions deplete at least one portion of the 2DEG region which is near the gate electrode.
Opening claim text (preview).
The invention claimed is: 1. A semiconductor device, comprising: a first nitride-based semiconductor layer; a second nitride-based semiconductor layer disposed on the first nitride-based semiconductor layer and having a bandgap greater than a bandgap of the first nitride-based semiconductor layer, so as to form a heterojunction therebetween with a two-dimensional electron gas (2DEG) region; a gate electrode disposed above the second nitride-based semiconductor layer; and a doped nitride-based semiconductor layer disposed between the second nitride-based semiconductor layer and the gate electrode; a source electrode and a drain electrode disposed above the second nitride-based semiconductor layer, wherein the gate electrode is located between the source and drain electrodes to define a drift region between the gate and drain electrodes; and a group of negatively-charged ions implanted into the drift region and over the 2DEG region and spaced apart from the gate and drain electrodes and spaced apart from areas directly beneath the gate electrode and the doped nitride-based semiconductor layer and the drain electrode, wherein the gate electrode and the doped nitride-based semiconductor layer are closer to the negatively-charged ions than the drain electrode, such that the negatively-charged ions deplete at least one portion of the 2DEG region which is near the gate electrode; wherein a distributed density of the group of negatively-charged ions in the second nitride-based semiconductor layer is non-uniform and increases and then decreases along a first direction pointing from a top surface to a bottom surface of the second nitride-based semiconductor layer. 2. The semiconductor device of claim 1 , wherein the gate electrode and the source and drain electrodes extend along a second direction, and the group of negatively-charged ions are distributed along the second direction to form a high resistivity strip in the drift region. 3. The semiconductor device of claim 1 , wherein the gate electrode and the source and drain electrodes extend along a second direction, and the group of negatively-charged ions are distributed along the second direction to form a plurality of high resistivity zones in the drift region. 4. The semiconductor device of claim 1 , wherein the group of negatively-charged ions are distributed from the top surface to the bottom surface of the second nitride-based semiconductor layer. 5. The semiconductor device of claim 1 , further comprising: a dielectric layer covering the gate electrode and the second nitride-based semiconductor layer, wherein the group of negatively-charged ions are adjacent with an interface formed between the second nitride-based semiconductor layer and the dielectric layer, and the source and drain electrodes penetrate the dielectric layer to make contact with the second nitride-based semiconductor layer. 6. The semiconductor device of claim 1 , wherein the semiconductor device does not include a field plate. 7. The semiconductor device of claim 1 , wherein the group of negatively-charged ions are dopants selected from a highly electronegative group. 8. The semiconductor device of claim 1 , wherein the group of negatively-charged ions include fluorine.
into Group III-V semiconductors · CPC title
using masks · CPC title
of electrically active species · CPC title
of isolation regions comprising PN junctions · CPC title
Isolation regions comprising PN junctions · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.