Multilayer ceramic electronic device, circuit substrate and manufacturing method of multilayer ceramic electronic device

US12340949B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-12340949-B2
Application numberUS-202318299520-A
CountryUS
Kind codeB2
Filing dateApr 12, 2023
Priority dateApr 27, 2022
Publication dateJun 24, 2025
Grant dateJun 24, 2025

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A multilayer ceramic electronic device includes a multilayer chip having a plurality of dielectric layers and a plurality of internal electrode layers, one end of each of the plurality of internal electrode layers being exposed from the multilayer chip, an external electrode that is provided on an end face of the multilayer chip and is electrically connected to the one end of at least some of the plurality of internal electrode layers and includes a glass component, the end face being an end of the multilayer chip in a direction in which the plurality of internal electrode layers extend. The external electrode includes a crystal contacting or extending into the glass component at an interface between the external electrode and the end face of the multilayer chip. The crystal includes an element that is the same as at least one of elements included in the plurality of dielectric layers.

First claim

Opening claim text (preview).

What is claimed is: 1. A multilayer ceramic electronic device comprising: a multilayer chip having a plurality of dielectric layers and a plurality of internal electrode layers that face each other and are stacked together with the plurality of dielectric layers interposed therebetween, one end of each of the plurality of internal electrode layers being exposed from the multilayer chip; and an external electrode that is provided on an end face of the multilayer chip and is electrically connected to the one end of at least some of the plurality of internal electrode layers and includes a glass component, the end face being an end of the multilayer chip in a direction in which the plurality of internal electrode layers extend, wherein the external electrode includes a crystal extending into the glass component at an interface between the external electrode and the end face of the multilayer chip, and wherein the crystal includes an element that is the same as at least one of elements included in the plurality of dielectric layers. 2. The multilayer ceramic electronic device as claimed in claim 1 , wherein the element that is the same as at least one of elements included in the plurality of dielectric layers is barium. 3. The multiyear ceramic electronic device as claimed in claim 1 , wherein the crystal is a needle-like crystal or a rod-like crystal. 4. The multilayer ceramic electronic device as claimed in claim 1 , wherein a lengthwise dimension of the crystal is 100 nm or more. 5. The multilayer ceramic electronic device as claimed in claim 1 , wherein the plurality of dielectric layers include zirconate. 6. The multilayer ceramic electronic device as claimed in claim 1 , wherein a main component of the external electrode is copper. 7. The multilayer ceramic electronic device as claimed in claim 1 , wherein the multilayer ceramic electronic device is a Class 1 capacitor. 8. A circuit substrate comprising: a substrate; and the multilayer ceramic electronic device as set forth in claim 1 mounted on the substrate. 9. The multilayer ceramic electronic device as claimed in claim 1 , wherein the crystal is extending from the interface between the external electrode and the end face of the multilayer chip and is penetrating the glass component. 10. The multilayer ceramic electronic device as claimed in claim 9 , wherein the crystal is protruding into an inside of the multilayer chip. 11. The multilayer ceramic electronic device as claimed in claim 1 , wherein the crystal is protruding into an inside of the multilayer chip. 12. A manufacturing method of a multilayer ceramic electronic device comprising: activating a surface of an end face of a multilayer chip, the multilayer chip having a plurality of dielectric layers and a plurality of internal electrode layers that face each other and are stacked together with the plurality of dielectric layers interposed therebetween, one end of each of the plurality of internal electrode layers being exposed from the multilayer chip, the end face being an end of the multilayer chip in a direction in which the plurality of internal electrode layers extend; forming an external electrode on the surface activated in the activating, by applying an external electrode paste including a glass component on the surface and baking the external electrode paste; and forming a crystal in the external electrode, the crystal including an element which is the same as at least one of elements included in the plurality of dielectric layers, the crystal extending into the glass component at an interface between the external electrode and the surface of the end face of the multilayer chip. 13. The method as claimed in claim 12 , wherein the element which is the same as at least one of elements included in the plurality of dielectric layers is barium. 14. The method as claimed in claim 12 , wherein, in the activating, the surface is immerged into acid or the surface is subjected to a sandblast process. 15. The method as claimed in claim 14 , wherein hydrochloric acid is used in the activating. 16. The method as claimed in claim 12 , wherein, in the forming of the external electrode, the crystal is formed by dissolving said element in the glass component and, after that, reprecipitating said element. 17. The method as claimed in claim 12 , wherein the crystal is a needle-like crystal or a rod-like crystal. 18. The method as claimed in claim 12 , wherein the crystal is extending from the interface between the external electrode and the end face of the multilayer chip and is penetrating the glass component. 19. The method as claimed in claim 18 , wherein the crystal is protruding into an inside of the multilayer chip. 20. The method as claimed in claim 12 , wherein the crystal is protruding into an inside of the multilayer chip.

Assignees

Inventors

Classifications

  • electrically connecting two or more layers of a stacked or rolled capacitor · CPC title

  • Form of non-self-supporting electrodes · CPC title

  • based on alkaline earth titanates · CPC title

  • Selection of materials · CPC title

  • H01G4/30Primary

    Stacked capacitors (H01G4/33 takes precedence) · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US12340949B2 cover?
A multilayer ceramic electronic device includes a multilayer chip having a plurality of dielectric layers and a plurality of internal electrode layers, one end of each of the plurality of internal electrode layers being exposed from the multilayer chip, an external electrode that is provided on an end face of the multilayer chip and is electrically connected to the one end of at least some of t…
Who is the assignee on this patent?
Taiyo Yuden Kk
What technology area does this patent fall under?
Primary CPC classification H01G4/30. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Jun 24 2025 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 6 related publications on this page (citations in our corpus or others sharing the same primary CPC).