Single crystal semiconductor structure and method of fabricating the same

US12336247B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-12336247-B2
Application numberUS-202418417984-A
CountryUS
Kind codeB2
Filing dateJan 19, 2024
Priority dateNov 22, 2019
Publication dateJun 17, 2025
Grant dateJun 17, 2025

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A single crystal semiconductor structure includes: an amorphous substrate; a single crystal semiconductor layer provided on the amorphous substrate; and a thin orienting film provided between the amorphous substrate and the single crystal semiconductor layer, wherein the thin orienting film is a single crystal thin film, and the thin orienting film has a non-zero thickness that is equal to or less than 10 times a critical thickness h c .

First claim

Opening claim text (preview).

What is claimed is: 1. A single crystal semiconductor structure comprising: an amorphous substrate; a single crystal film formed directly on the amorphous substrate; a single crystal semiconductor layer formed directly on the single crystal film, the single crystal semiconductor layer comprising a lower single crystal layer and an upper single crystal layer, and a mask pattern between the lower single crystal layer and the upper single crystal layer, wherein a lattice constant of the single crystal film is different from a lattice constant of the single crystal semiconductor layer. 2. The single crystal semiconductor structure of claim 1 , wherein a thickness of the single crystal film is 50 nm or less. 3. The single crystal semiconductor structure of claim 1 , wherein the single crystal film has a (001) direction or a (111) direction. 4. The single crystal semiconductor structure of claim 1 , wherein the single crystal semiconductor layer comprises a Group III-V compound semiconductor layer. 5. The single crystal semiconductor structure of claim 4 , wherein the single crystal semiconductor layer comprises GaN layer having a (001) direction. 6. The single crystal semiconductor structure of claim 1 , wherein the lower single crystal layer comprises a nucleation layer for the upper single crystal layer. 7. The single crystal semiconductor structure of claim 6 , wherein a crystallinity of the upper single crystal layer is higher than a crystallinity of the lower single crystal layer. 8. The single crystal semiconductor structure of claim 6 , wherein the single crystal film has a lattice structure that matches a lattice structure of the lower single crystal layer. 9. The single crystal semiconductor structure of claim 1 , wherein the single crystal film comprises a CeO 2 film having the (111) direction or a Sc 2 O 3 film having the (111) direction.

Assignees

Inventors

Classifications

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US12336247B2 cover?
A single crystal semiconductor structure includes: an amorphous substrate; a single crystal semiconductor layer provided on the amorphous substrate; and a thin orienting film provided between the amorphous substrate and the single crystal semiconductor layer, wherein the thin orienting film is a single crystal thin film, and the thin orienting film has a non-zero thickness that is equal to or l…
Who is the assignee on this patent?
Samsung Electronics Co Ltd, Ibeam Mat Inc
What technology area does this patent fall under?
Primary CPC classification H10P14/3238. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Jun 17 2025 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 1 related publication on this page (citations in our corpus or others sharing the same primary CPC).