Display apparatus

US12284883B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-12284883-B2
Application numberUS-202318460345-A
CountryUS
Kind codeB2
Filing dateSep 1, 2023
Priority dateNov 5, 2020
Publication dateApr 22, 2025
Grant dateApr 22, 2025

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A display apparatus in which an area of a peripheral area may be reduced while having a simple structure, the display apparatus includes a substrate, a bottom metal layer on the substrate and including a first extension line extending from the peripheral area outside a display area into the display area, a semiconductor layer on the bottom metal layer, a gate layer on the semiconductor layer, a first metal layer on the gate layer, and a second metal layer on the first metal layer and including a first data line extending from the peripheral area into the display area and electrically coupled to the first extension line in the peripheral area.

First claim

Opening claim text (preview).

What is claimed is: 1. A display apparatus comprising: a substrate; a bottom metal layer over the substrate and comprising a first extension line extending from a peripheral area outside a display area into the display area; a semiconductor layer over the bottom metal layer; a first metal layer over the semiconductor layer; and a second metal layer over the first metal layer and comprising a first data line, the first data line extending from the peripheral area into the display area and being electrically coupled to the first extension line in the peripheral area. 2. The display apparatus of claim 1 , wherein the first metal layer comprises a second extension line in the display area, the second extension line being electrically coupled to the first extension line and extending in a direction crossing an extension direction of the first extension line. 3. The display apparatus of claim 2 , wherein the bottom metal layer further comprises a third extension line extending from the display area to the peripheral area and electrically coupled to the second extension line. 4. The display apparatus of claim 3 , wherein the third extension line extends in an extension direction parallel to the extension direction of the first extension line. 5. The display apparatus of claim 3 , further comprising: a first input line on the third extension line in the peripheral area, the first input line being electrically coupled to the third extension line. 6. The display apparatus of claim 5 , further comprising: a second input line below the second metal layer in the peripheral area, wherein the second metal layer further comprises a second data line extending from the peripheral area into the display area and electrically coupled to the second input line in the peripheral area. 7. The display apparatus of claim 6 , further comprising: a gate layer over the semiconductor layer, wherein the first metal layer is over the gate layer, and the first input line and the second input line are on a layer on which the gate layer is. 8. The display apparatus of claim 6 , wherein the first input line and the second input line are on a same layer as the first metal layer. 9. The display apparatus of claim 1 wherein the bottom metal layer overlaps the semiconductor layer in a plan view. 10. The display apparatus of claim 9 , wherein the semiconductor layer comprises an oxide semiconductor material. 11. The display apparatus of claim 1 , further comprising: a gate layer over the semiconductor layer, wherein the first metal layer is over the gate layer, the gate layer comprises a first outer connection layer in the peripheral area, the first outer connection layer is electrically coupled to the first extension line, the first metal layer comprises a second outer connection layer in the peripheral area, the second outer connection layer is electrically coupled to the first outer connection layer, and the first data line is electrically coupled to the second outer connection layer in the peripheral area. 12. The display apparatus of claim 11 , wherein the semiconductor layer comprises a switching semiconductor layer for a switching transistor in the display area, the first metal layer further comprises a first transfer layer in the display area, and the first data line is electrically coupled to the switching semiconductor layer through the first transfer layer. 13. The display apparatus of claim 12 , wherein the gate layer further comprises a switching gate electrode on the switching semiconductor layer. 14. The display apparatus of claim 1 , further comprising: a gate layer over the semiconductor layer, wherein the first metal layer is over the gate layer; and an insulating layer between corresponding two layers selected from the bottom metal layer, the semiconductor layer, the gate layer, the first metal layer, and the second metal layer. 15. The display apparatus of claim 1 , further comprising: a pixel electrode on the second metal layer; an intermediate layer on the pixel electrode and comprising an emission layer; and an opposite electrode on the intermediate layer. 16. The display apparatus of claim 1 , wherein the bottom metal layer further comprises a second extension line in the display area, the second extension line being connected to the first extension line and extending in a direction crossing an extension direction of the first extension line. 17. The display apparatus of claim 16 , wherein the bottom metal layer further comprises a third extension line, the third extension line extending from the display area to the peripheral area and electrically coupled to the second extension line. 18. The display apparatus of claim 17 , wherein the third extension line extends in an extension direction parallel to the extension direction of the first extension line. 19. The display apparatus of claim 17 , further comprising: a first input line on the third extension line in the peripheral area, the first input line being electrically coupled to the third extension line.

Assignees

Inventors

Classifications

  • Flexible OLED · CPC title

  • Flexible substrates · CPC title

  • H10K59/131Primary

    Interconnections, e.g. wiring lines or terminals · CPC title

  • Interconnections, e.g. scanning lines · CPC title

  • wherein the TFTs are in active matrices · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US12284883B2 cover?
A display apparatus in which an area of a peripheral area may be reduced while having a simple structure, the display apparatus includes a substrate, a bottom metal layer on the substrate and including a first extension line extending from the peripheral area outside a display area into the display area, a semiconductor layer on the bottom metal layer, a gate layer on the semiconductor layer, a…
Who is the assignee on this patent?
Samsung Display Co Ltd
What technology area does this patent fall under?
Primary CPC classification H10K59/131. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Apr 22 2025 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 3 related publications on this page (citations in our corpus or others sharing the same primary CPC).