Channel coding method, processing device, communication method and device
US-2024007130-A1 · Jan 4, 2024 · US
Channel coding method, processing device, communication method and device
US12267159B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-12267159-B2 |
| Application number | US-202318170725-A |
| Country | US |
| Kind code | B2 |
| Filing date | Feb 17, 2023 |
| Priority date | Jun 30, 2022 |
| Publication date | Apr 1, 2025 |
| Grant date | Apr 1, 2025 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
There are provided a channel coding method, a processing device, a communication method and a device. The channel coding method includes: using a generating matrix or a check matrix of QC-LDPC codes to channel-encode or channel-decode a code stream, wherein a code rate of the generating matrix or the check matrix is 1/6, 1/4 or 1/3. The method can be used in a transmission environment with a low signal-noise ratio and a long distance.
First claim
Opening claim text (preview).
What is claimed is: 1. A channel coding method, comprising: using a generating matrix or a check matrix of QC-LDPC codes to channel-decode a code stream, wherein a code rate of the generating matrix or the check matrix is 1/6, wherein the permutation matrix for 1/6 code rate comprises: a permutation matrix of a code length of 1944: [ - - 19 35 1 0 - - - - - - - - - 40 - 0 0 - - - - - 53 - - 28 - - 0 0 - - - - 38 - - - - - - 0 0 - - - 19 - - 58 - - - - 0 0 - - 80 - - 11 - - - - - 0 0 - 30 - - 46 - - - - - - 0 0 17 - - 26 - - - - - - - 0 - 65 50 - - - - - - - - - 50 - 43 -
Assignees
Inventors
Classifications
Error control coding in combination with rate matching · CPC title
Matrix operations, especially for generator matrices or check matrices, e.g. column or row permutations · CPC title
- H03M13/116Primary
Quasi-cyclic LDPC [QC-LDPC] codes, i.e. the parity-check matrix being composed of permutation or circulant sub-matrices · CPC title
wherein the parity-check matrix comprises a part with a double-diagonal · CPC title
Block codes (H04L1/0061, H04L1/0064 take precedence) · CPC title
Patent family
Related publications grouped by family.
External sources
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US12267159B2 cover?
- There are provided a channel coding method, a processing device, a communication method and a device. The channel coding method includes: using a generating matrix or a check matrix of QC-LDPC codes to channel-encode or channel-decode a code stream, wherein a code rate of the generating matrix or the check matrix is 1/6, 1/4 or 1/3. The method can be used in a transmission environment with a lo…
- Who is the assignee on this patent?
- Beijing Eswin Computing Tech Co Ltd, Guangzhou Transa Semi Information Tech Co Ltd
- What technology area does this patent fall under?
- Primary CPC classification H03M13/116. Mapped technology areas include Electricity.
- When was this patent published?
- Publication date Tue Apr 01 2025 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 11 related publications on this page (citations in our corpus or others sharing the same primary CPC).