Peak detector calibration

US12265146B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-12265146-B2
Application numberUS-202318159413-A
CountryUS
Kind codeB2
Filing dateJan 25, 2023
Priority dateJan 25, 2023
Publication dateApr 1, 2025
Grant dateApr 1, 2025

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A calibration circuit may include a calibration signal generator configured to receive an oscillator signal provided by an oscillator and generate a calibration signal based on the oscillator signal. The calibration signal may be generated to have a predetermined amplitude. The calibration circuit may include a calibration peak detector configured to detect a peak amplitude of the calibration signal. The calibration circuit may include a logic circuit configured to calibrate a peak detector connected to the oscillator based at least in part on the peak amplitude of the calibration signal.

First claim

Opening claim text (preview).

What is claimed is: 1. A calibration circuit, comprising: a calibration signal generator configured to: receive an oscillator signal provided by an oscillator, and generate a calibration signal based on the oscillator signal, the calibration signal being generated to have a predetermined amplitude; a calibration peak detector configured to detect a peak amplitude of the calibration signal; and a logic circuit configured to calibrate a peak detector, connected to the oscillator for detecting a peak of the oscillator signal, based at least in part on the peak amplitude of the calibration signal. 2. The calibration circuit of claim 1 , wherein the predetermined amplitude is a first amplitude during a first time window and is a second amplitude during a second time window. 3. The calibration circuit of claim 2 , wherein the calibration peak detector is configured to, when detecting the peak amplitude, detect a first peak amplitude of the calibration signal during the first time window and to detect a second peak amplitude of the calibration signal during the second time window. 4. The calibration circuit of claim 3 , wherein the logic circuit, to calibrate the peak detector, is configured to calibrate the peak detector based at least in part on the first peak amplitude and the second peak amplitude. 5. The calibration circuit of claim 1 , wherein the calibration signal generator is configured to generate the calibration signal such that the calibration signal is guaranteed to have a rail-to-rail swing during a given time window. 6. The calibration circuit of claim 1 , wherein the calibration signal generator comprises a voltage regulator configured to supply a supply voltage, and wherein the calibration signal generator comprises a buffer configured to receive the oscillator signal and generate the calibration signal based on the oscillator signal and the supply voltage supplied to the buffer. 7. The calibration circuit of claim 6 , wherein the buffer outputs a rail-to-rail signal. 8. The calibration circuit of claim 1 , further comprising an analog-to-digital converter configured to sample and convert an output signal of the calibration peak detector and provide a sampled and converted output signal to the logic circuit. 9. The calibration circuit of claim 1 , wherein the calibration peak detector is a replica of the peak detector. 10. The calibration circuit of claim 1 , wherein the calibration signal generator comprises: a voltage regulator configured to generate a selectable supply voltage based on a supply voltage and a selection signal; and a buffer configured to receive the oscillator signal and the selectable supply voltage, and generate the calibration signal based on the oscillator signal and the selectable supply voltage. 11. The calibration circuit of claim 10 , wherein the calibration signal generator comprises: a filter configured to modify a waveform of the calibration signal to cause the calibration signal to have a sinusoidal waveform, and provide the calibration signal, having the sinusoidal waveform, to the calibration peak detector. 12. The calibration circuit of claim 10 , wherein the voltage regulator is configured to, based on the selection signal, generate the selectable supply voltage as a first selectable supply voltage during a first time window, and generate the selectable supply voltage as a second selectable supply voltage during a second time window. 13. The calibration circuit of claim 12 , wherein the calibration peak detector is configured to, when detecting the peak amplitude, detect a first peak amplitude of the calibration signal during the first time window and to detect a second peak amplitude of the calibration signal during the second time window, and wherein the predetermined amplitude is a first amplitude during the first time window and is a second amplitude during the second time window. 14. The calibration circuit of claim 13 , wherein the logic circuit, to calibrate the peak detector, is configured to calibrate the peak detector based at least in part on the first peak amplitude and the second peak amplitude. 15. A method, comprising: receiving, by a calibration signal generator, an oscillator signal from an oscillator; generating, by the calibration signal generator, a calibration signal using the oscillator signal, the calibration signal having a predetermined amplitude; detecting, by a calibration peak detector, a peak amplitude of the calibration signal; determining, by a logic circuit, a gain of the calibration peak detector based at least in part on the peak amplitude; and calibrating, by the logic circuit, a peak detector based at least in part on the gain of the calibration peak detector, wherein the peak detector is connected to the oscillator for detecting a peak of the oscillator signal. 16. The method of claim 15 , wherein the predetermined amplitude is a first amplitude during a first time window and is a second amplitude during a second time window. 17. The method of claim 16 , wherein detecting the peak amplitude comprises detecting a first peak amplitude during the first time window and detecting a second peak amplitude during the second time window. 18. The method of claim 17 , wherein the gain of the calibration peak detector is determined based at least in part on the first peak amplitude and the second peak amplitude. 19. The method of claim 15 , wherein the calibration signal is generated to have a guaranteed rail-to-rail swing. 20. The method of claim 15 , wherein generating the calibration signal comprises supplying a buffer with a selected supply voltage. 21. The method of claim 15 , wherein generating the calibration signal comprises filtering the calibration signal to cause the calibration signal to have a sinusoidal waveform. 22. The method of claim 15 , further comprising sampling and converting, by an analog-to-digital converter, an output signal of the calibration peak detector. 23. A calibration circuit, comprising: a voltage regulator configured to supply a buffer with a selectable supply voltage; the buffer configured to receive an oscillator signal from an oscillator, and generate a calibration signal based on the oscillator signal and the selectable supply voltage; a filter configured to modify a waveform of the calibration signal; a calibration peak detector configured to detect peak amplitudes of the calibration signal, having been modified by the filter; and a logic circuit configured to calibrate a peak detector, connected to the oscillator for detecting peaks of the oscillator signal, based at least in part on the peak amplitudes of the calibration signal.

Assignees

Inventors

Classifications

  • Measuring peak values {or amplitude or envelope} of AC or of pulses · CPC title

  • G01R35/005Primary

    Calibrating; Standards or reference devices, e.g. voltage or resistance standards, "golden" references (G01R33/0035, G01R35/002 take precedence) · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US12265146B2 cover?
A calibration circuit may include a calibration signal generator configured to receive an oscillator signal provided by an oscillator and generate a calibration signal based on the oscillator signal. The calibration signal may be generated to have a predetermined amplitude. The calibration circuit may include a calibration peak detector configured to detect a peak amplitude of the calibration s…
Who is the assignee on this patent?
Infineon Technologies Ag
What technology area does this patent fall under?
Primary CPC classification G01R35/005. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Apr 01 2025 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 1 related publication on this page (citations in our corpus or others sharing the same primary CPC).