Array substrate, preparation method thereof and related device
US-2021202600-A1 · Jul 1, 2021 · US
US12225771B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-12225771-B2 |
| Application number | US-202117318350-A |
| Country | US |
| Kind code | B2 |
| Filing date | May 12, 2021 |
| Priority date | Sep 10, 2020 |
| Publication date | Feb 11, 2025 |
| Grant date | Feb 11, 2025 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A display device includes a first transistor including a first transistor including a light blocking pattern on a substrate, an active pattern on the light blocking pattern, and a gate electrode on the active pattern, a second transistor configured to provide a data voltage to the first transistor in response to a gate signal, and a storage capacitor electrically connected to the gate electrode and the light blocking pattern, and including a first conductive pattern in a same layer as the light blocking pattern, a second conductive pattern on the first conductive pattern and overlapping the first conductive pattern, a third conductive pattern in a same layer as the gate electrode, overlapping the second conductive pattern, and electrically connected to the first conductive pattern, and a fourth conductive pattern on the third conductive pattern, overlapping the third conductive pattern, and electrically connected to the second conductive pattern.
Opening claim text (preview).
What is claimed is: 1. A display device comprising: a first transistor comprising a light blocking pattern on a substrate, an active pattern comprising a drain region and a source region on the light blocking pattern, and a gate electrode on the active pattern; a second transistor for providing a data voltage to the first transistor in response to a gate signal; a first electrode on the gate electrode, directly electrically connected to the light blocking pattern, and directly electrically connected to the drain region or the source region; an emission layer on the first electrode; a storage capacitor electrically connected to the gate electrode and the light blocking pattern, and comprising: a first conductive pattern in a same layer as the light blocking pattern; a second conductive pattern on the first conductive pattern and overlapping the first conductive pattern; a third conductive pattern in a same layer as the gate electrode, overlapping the second conductive pattern, at a different layer than the first conductive pattern, and electrically connected to the first conductive pattern; and a fourth conductive pattern on the third conductive pattern, overlapping the third conductive pattern, and electrically connected to the second conductive pattern; and a semiconductor pattern in a same layer as the active pattern, and contacting the second conductive pattern, wherein the semiconductor pattern is not doped, wherein the first electrode directly contacts the emission layer and the light blocking pattern, and directly contacts the drain region or the source region. 2. The display device of claim 1 , wherein the first conductive pattern and the second conductive pattern form a first capacitance. 3. The display device of claim 2 , wherein the second conductive pattern and the third conductive pattern form a second capacitance. 4. The display device of claim 3 , wherein the third conductive pattern and the fourth conductive pattern form a third capacitance. 5. The display device of claim 1 , wherein the first conductive pattern, the second conductive pattern, and the third conductive pattern overlap each other. 6. The display device of claim 1 , wherein the first conductive pattern, the second conductive pattern, and the fourth conductive pattern overlap each other. 7. The display device of claim 1 , wherein the first conductive pattern, the third conductive pattern, and the fourth conductive pattern overlap each other. 8. The display device of claim 1 , wherein the second conductive pattern, the third conductive pattern, and the fourth conductive pattern overlap each other. 9. The display device of claim 1 , further comprising a second electrode on the emission layer, wherein the fourth conductive pattern is in a same layer as the first electrode. 10. The display device of claim 1 , wherein the first conductive pattern, the third conductive pattern, and the gate electrode are for receiving a first signal, and wherein the second conductive pattern, the fourth conductive pattern, and the light blocking pattern are for receiving a second signal. 11. The display device of claim 1 , wherein the first conductive pattern and the third conductive pattern comprise a same material.
Interconnections, e.g. wiring lines or terminals · CPC title
the pixel elements being capacitors · CPC title
Interconnections, e.g. scanning lines · CPC title
using masks, e.g. half-tone masks · CPC title
comprising manufacture, treatment or patterning of TFT semiconductor bodies · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.