Display device with a driving voltage line that overlaps a transistor and a pixel electrode

US12120930B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-12120930-B2
Application numberUS-202318221944-A
CountryUS
Kind codeB2
Filing dateJul 14, 2023
Priority dateMay 11, 2016
Publication dateOct 15, 2024
Grant dateOct 15, 2024

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A display device includes: a plurality of pixels each including a driving thin film transistor and a storage capacitor, wherein each of the pixels further includes: a driving semiconductor layer including a driving channel region, a driving source region, and a driving drain region; a first electrode layer, a portion of the first electrode layer overlapping the driving channel region; a second electrode layer overlapping the first electrode layer; a node connection line having a first side connected to the first electrode layer; a pixel electrode overlapping the first electrode layer and the second electrode layer; and a shielding layer between the first electrode layer and the pixel electrode and overlapping the first electrode layer, the node connection fine, and the pixel electrode.

First claim

Opening claim text (preview).

What is claimed is: 1. A display device comprising: a first transistor comprising a first semiconductor layer and a first gate electrode on the first semiconductor layer; a storage capacitor overlapping the first semiconductor layer and comprising a first electrode and a second electrode on the first electrode; a data line extending in a first direction; a second transistor electrically coupled to the data line, the second transistor comprising a second semiconductor layer and a second gate electrode on the second semiconductor layer; a third transistor electrically coupled to the first transistor, the third transistor comprising a third semiconductor layer and a third gate electrode on the third semiconductor layer; a light emitting diode including a pixel electrode, an opposite electrode, and an emission layer between the pixel electrode and the opposite electrode; and a driving voltage line extending in the first direction, wherein the driving voltage line comprises: an extending part extending in the first direction; and a protrusion part protruding from the extending part along a second direction crossing the first direction, and wherein the driving voltage line overlaps the third transistor and the pixel electrode and extends continuously from the third transistor to overlap the storage capacitor and the first transistor. 2. The display device of claim 1 , wherein a part of the driving voltage line overlaps the first gate electrode and the first electrode of the storage capacitor. 3. The display device of claim 2 , wherein the part of the driving voltage line overlaps the pixel electrode of the light emitting diode. 4. The display device of claim 1 , further comprising a node connection line electrically connected to the first gate electrode of the first transistor and the third semiconductor layer of the third transistor. 5. The display device of claim 1 , further comprising a fourth transistor electrically connected to the first transistor and the pixel electrode of the light emitting diode, wherein the fourth transistor comprises: a fourth semiconductor layer; and a fourth gate electrode, and wherein an intermediate connection layer is disposed on the fourth semiconductor layer and electrically connected to the fourth semiconductor layer, and an auxiliary connection layer is disposed on the intermediate connection layer and electrically connected to the intermediate connection layer, and wherein the pixel electrode is electrically connected to and is directly in contact with the auxiliary connection layer. 6. The display device of claim 5 , wherein the driving voltage line is on a same layer as the auxiliary connection layer. 7. The display device of claim 1 , wherein the first semiconductor layer comprises a polycrystalline silicon. 8. The display device of claim 1 , wherein the third semiconductor layer comprises an oxide semiconductor. 9. A display device comprising: a first transistor comprising a first semiconductor layer and a first gate electrode on the first semiconductor layer; a storage capacitor overlapping the first semiconductor layer and comprising a first electrode and a second electrode on the first electrode; a data line extending in a first direction; a second transistor electrically coupled to the data line, the second transistor comprising a second semiconductor layer and a second gate electrode on the second semiconductor layer; a third transistor electrically coupled to the first transistor, the third transistor comprising a third semiconductor layer and a third gate electrode on the third semiconductor layer; a light emitting diode including a pixel electrode, an opposite electrode, and an emission layer between the pixel electrode and the opposite electrode; and a driving voltage line extending in the first direction, wherein the driving voltage line comprises: an extending part extending in the first direction; and a protrusion part protruding from the extending part along a second direction crossing the first direction, and wherein the driving voltage line overlaps the third transistor and the pixel electrode, the display device further comprising a fourth transistor electrically connected to the first transistor and the pixel electrode of the light emitting diode, wherein the fourth transistor comprises: a fourth semiconductor layer; and a fourth gate electrode, and wherein an intermediate connection layer is disposed on the fourth semiconductor layer and electrically connected to the fourth semiconductor layer, and an auxiliary connection layer is disposed on the intermediate connection layer and electrically connected to the intermediate connection layer, and wherein the pixel electrode is electrically connected to and is directly in contact with the auxiliary connection layer. 10. The display device of claim 9 , wherein the driving voltage line is on a same layer as the auxiliary connection layer.

Assignees

Inventors

Classifications

  • protecting against electromagnetic or particle radiation, e.g. light, X-rays, gamma-rays or electrons · CPC title

  • wherein the TFTs are in active matrices · CPC title

  • H10D86/441Primary

    Interconnections, e.g. scanning lines · CPC title

  • the pixel elements being capacitors · CPC title

  • the pixel elements being TFTs · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US12120930B2 cover?
A display device includes: a plurality of pixels each including a driving thin film transistor and a storage capacitor, wherein each of the pixels further includes: a driving semiconductor layer including a driving channel region, a driving source region, and a driving drain region; a first electrode layer, a portion of the first electrode layer overlapping the driving channel region; a second …
Who is the assignee on this patent?
Samsung Display Co Ltd
What technology area does this patent fall under?
Primary CPC classification H10D86/441. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Oct 15 2024 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 12 related publications on this page (citations in our corpus or others sharing the same primary CPC).