Hybrid integration of microLED interconnects with ICs

US12101122B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-12101122-B2
Application numberUS-202318200222-A
CountryUS
Kind codeB2
Filing dateMay 22, 2023
Priority dateAug 28, 2020
Publication dateSep 24, 2024
Grant dateSep 24, 2024

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

For optical communications between semiconductor ICs, optical transceiver assembly subsystems may be integrated with a processor. The optical transceiver assembly subsystems may be monolithically integrated with processor ICs or they may be provided in separate optical transceiver ICs coupled to or attached to the processor ICs.

First claim

Opening claim text (preview).

What is claimed is: 1. A device including optical communication components, comprising: an interposer having a first side and a second side, the second side opposite the first side, with the first side and the second side connected by vias; an optical transceiver subsystem mounted to the first side of the interposer, the optical transceiver subsystem including an optical transceiver integrated circuit, microLEDs bonded to the optical transceiver integrated circuit on a side of the optical transceiver integrated circuit facing away from the first side of the interposer, and photodetectors in or bonded to the optical transceiver integrated circuit on the side of the optical transceiver circuit facing away from the first side of the interposer, the optical transceiver integrated circuit comprising transmitter circuitry and receiver circuitry; a processor integrated circuit mounted to the second side of the interposer; and a multicore fiber coupled to the microLEDs and photodetectors by an optical coupling assembly, the multicore fiber exiting a package containing the processor integrated circuit, the interposer, and the optical transceiver integrated circuit through a hole in the package. 2. The device of claim 1 , wherein the photodetectors are monolithically integrated with the receiver circuitry of the optical transceiver integrated circuit. 3. The device of claim 1 , wherein the optical coupling assembly includes a turning mirror positioned between two lenses, the turning mirror configured to turn light by 90 degrees. 4. The device of claim 1 , wherein the optical transceiver integrated circuit is bonded to the first side of the interposer. 5. The device of claim 4 , wherein the optical transceiver integrated circuit is bonded to the first side of the interposer using solder bumps, micro-bumps, or direct thermal-compression bonds. 6. The device of claim 4 , wherein the interposer is bonded to the package.

Assignees

Inventors

Classifications

  • Optical component, e.g. opto-electronic component · CPC title

  • Via connections; Lands around holes or via connections (H05K1/112 takes precedence) · CPC title

  • Pads for surface mounting, e.g. lay-out · CPC title

  • Arrangements specific to fibre transmission · CPC title

  • G02B6/4246Primary

    Bidirectionally operating package structures · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US12101122B2 cover?
For optical communications between semiconductor ICs, optical transceiver assembly subsystems may be integrated with a processor. The optical transceiver assembly subsystems may be monolithically integrated with processor ICs or they may be provided in separate optical transceiver ICs coupled to or attached to the processor ICs.
Who is the assignee on this patent?
Avicenatech Corp
What technology area does this patent fall under?
Primary CPC classification G02B6/4246. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Sep 24 2024 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 11 related publications on this page (citations in our corpus or others sharing the same primary CPC).