Wafer-scale testing of photonic integrated circuits using horizontal spot-size converters
US-9922887-B2 · Mar 20, 2018 · US
US12092867B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-12092867-B2 |
| Application number | US-202318526714-A |
| Country | US |
| Kind code | B2 |
| Filing date | Dec 1, 2023 |
| Priority date | Mar 6, 2019 |
| Publication date | Sep 17, 2024 |
| Grant date | Sep 17, 2024 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
Described herein are photonic communication platforms that can overcome the memory bottleneck problem, thereby enabling scaling of memory capacity and bandwidth well beyond what is possible with conventional computing systems. Some embodiments provide photonic communication platforms that involve use of photonic modules. Each photonic module includes programmable photonic circuits for placing the module in optical communication with other modules based on the needs of a particular application. The architecture developed by the inventors relies on the use of common photomask sets (or at least one common photomask) to fabricate multiple photonic modules in a single wafer. Photonic modules in multiple wafers can be linked together into a communication platform using optical or electronic means.
Opening claim text (preview).
What is claimed is: 1. A method for controlling a semiconductor photonic substrate, comprising: using a controller to program, at a first time, a plurality of photonic modules lithographically patterned on the semiconductor photonic substrate to form a first optical communication path coupling together a first subset of a plurality of electronic dies, wherein the plurality of electronic dies are configured to be connected to respective photonic modules of the plurality of photonic modules, wherein each photonic module comprises: an electrical connection configured to electrically couple the photonic module to electronic circuitry formed on the respective electronic die when the respective electronic die is bonded to the semiconductor photonic substrate; an optical distribution network configured to selectively route signals among the plurality of electronic dies when the electronic dies are bonded to the semiconductor photonic substrate; a waveguide optically coupling the optical distribution network to a waveguide of a neighboring photonic module that is adjacent to the photonic module; and a plurality of transistors, wherein the waveguide and the plurality of transistors are embedded in a common material layer; and using the controller to reprogram, at a second time subsequent the first time, the plurality of photonic modules to form a second optical communication path coupling together a second subset of the plurality of electronic dies. 2. The method of claim 1 , wherein the photonic modules are lithographically patterned as a 2-dimensional grid on the semiconductor photonic substrate. 3. The method of claim 1 , wherein the controller is disposed on the semiconductor photonic substrate. 4. The method of claim 1 , wherein the controller comprises the plurality of transistors. 5. The method of claim 1 , wherein the waveguide and the plurality of transistors are formed in a common silicon layer. 6. The method of claim 1 , further comprising: using the controller to determine at least one characteristic of an optical signal at the first optical communication path; using the controller to identify an encoding scheme based on the at least one characteristic of the optical signal; and using the controller to cause the plurality of photonic modules to communicate optically on the first optical communication path based on the encoding scheme. 7. The method of claim 1 , further comprising: using the controller to cause the photonic modules to communicate optically on the first optical communication path using wavelength division multiplexing. 8. The method of claim 1 , further comprising: using the controller to arbitrate between a first request received from an electronic die of the first subset and a second request received from an electronic die of the second subset.
using lasers · CPC title
Multiplexers; Demultiplexers · CPC title
Wavelength-division multiplex systems · CPC title
by etching · CPC title
forming wavelength selective elements, e.g. multiplexer, demultiplexer · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.