Semiconductor device and module
US-2022376036-A1 · Nov 24, 2022 · US
US12080809B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-12080809-B2 |
| Application number | US-202217722465-A |
| Country | US |
| Kind code | B2 |
| Filing date | Apr 18, 2022 |
| Priority date | May 3, 2021 |
| Publication date | Sep 3, 2024 |
| Grant date | Sep 3, 2024 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A metal-oxide-semiconductor (MOS) capacitor can include a substrate including a semiconductor material, an oxide layer formed on a surface of the substrate, a conductive layer formed over at least a portion of the oxide layer, a first terminal connected with the surface of the substrate, and a second terminal connected with the conductive layer. The oxide layer can be connected in series between the substrate and the conductive layer to form a capacitor between the first terminal and the second terminal. Each of the first terminal and the second terminal can be exposed along the surface of the substrate for surface mounting the capacitor. The MOS capacitor can exhibit excellent high frequency performance. For example, an insertion loss of the MOS capacitor can be greater than about −0.75 dB for frequencies ranging from about 5 GHz to about 40 GHz.
Opening claim text (preview).
What is claimed is: 1. A capacitor comprising: a substrate comprising a semiconductor material; an oxide layer formed on a surface of the substrate; a conductive layer formed over at least a portion of the oxide layer; a first terminal connected with the surface of the substrate; and a second terminal connected with the conductive layer, wherein the oxide layer is connected in series between the substrate and the conductive layer to form the capacitor between the first terminal and the second terminal; wherein: each of the first terminal and the second terminal are exposed along the surface of the substrate for surface mounting the capacitor, the first terminal being co-planar with the oxide layer; the first terminal is spaced apart from the second terminal in a Y-direction; the oxide layer has an edge aligned with an X-direction that is perpendicular to the Y-direction; the edge of the oxide layer defines an end of the oxide layer and is spaced apart from an end of substrate in the Y-direction such that the end of the oxide layer is spaced apart from the end of the substrate in the Y-direction; the first terminal is located between the edge of the oxide layer and the end of the substrate in the Y-direction; the substrate comprises a first end surface and a second end surface that are perpendicular to the surface of substrate and that are spaced apart from one another along the Y-direction; and the first terminal is disposed adjacent to the first end surface and the second terminal is disposed adjacent to the second end surface. 2. The capacitor of claim 1 , wherein the first terminal is connected with the surface of the substrate at a location that is spaced apart from the oxide layer along the surface of the substrate. 3. The capacitor of claim 1 , wherein: the oxide layer covers a first portion of the surface of the substrate that is distinct from a second portion of the surface of the substrate that is free of the oxide layer; and the first terminal is connected with the surface of the substrate within the second portion of the surface of the substrate. 4. The capacitor of claim 1 , wherein the first terminal comprises an electrically conductive material deposited as a thin-film layer directly on the surface of the substrate. 5. The capacitor of claim 1 , wherein the semiconductor material of the substrate comprises silicon. 6. The capacitor of claim 1 , wherein the oxide layer comprises silicon oxide. 7. The capacitor of claim 1 , wherein the capacitor exhibits an insertion loss at the second terminal and for an input signal applied to the first terminal, the insertion loss being greater than about −0.75 dB for frequencies ranging from about 5 GHz to about 40 GHz. 8. The capacitor of claim 1 , wherein the capacitor exhibits an insertion loss at the second terminal and for an input signal applied to the first terminal, the insertion loss being greater than about −2 dB for frequencies ranging from about 5 GHz to about 60 GHz. 9. A capacitor comprising: a substrate comprising a semiconductor material; an oxide layer formed on a surface of the substrate; a conductive layer formed over the oxide layer; the conductive layer contained within a perimeter of the oxide layer; a first terminal formed on the surface of the substrate, the first terminal co-planar with the oxide layer; and a second terminal connected with the oxide layer, wherein the oxide layer is connected in series between the substrate and the conductive layer to form the capacitor between the first terminal and the second terminal; wherein the capacitor exhibits an insertion loss at the second terminal and for an input signal applied to the first terminal, the insertion loss being greater than about −0.75 dB for frequencies ranging from about 5 GHz to about 40 GHZ, wherein the substrate comprises a first end surface and a second end surface that are perpendicular to the surface of substrate and that are spaced apart from one another along a Y-direction, and wherein the first terminal is disposed adjacent to the first end surface and the second terminal is disposed adjacent to the second end surface. 10. The capacitor of claim 9 , wherein the first terminal is connected with the surface of the substrate at a location that is spaced apart from the oxide layer along the surface of the substrate. 11. The capacitor of claim 9 , wherein: the first terminal is spaced apart from the second terminal in a Y-direction; the oxide layer has an edge aligned with an X-direction that is perpendicular to the Y-direction, the edge of the oxide layer being spaced apart from an end of substrate in the Y-direction; and the first terminal is located between the edge of the oxide layer and the end of the substrate in the Y-direction. 12. The capacitor of claim 9 , wherein: the oxide layer covers a first portion of the surface of the substrate that is distinct from a second portion of the surface of the substrate that is free of the oxide layer; and the first terminal is connected with the surface of the substrate within the second portion of the surface of the substrate. 13. The capacitor of claim 9 , wherein the first terminal comprises an electrically conductive material that directly contacts the surface of the substrate. 14. The capacitor of claim 9 , wherein the semiconductor material of the substrate comprises silicon. 15. The capacitor of claim 9 , wherein the oxide layer comprises silicon oxide. 16. The capacitor of claim 9 , wherein the capacitor exhibits an insertion loss at the second terminal and for an input signal applied to the first terminal, the insertion loss being greater than about −2 dB for frequencies ranging from about 5 GHz to about 60 GHz. 17. A method of forming a capacitor comprising: forming an oxide layer on a surface of a substrate comprising a semiconductor material; depositing a conductive layer over the oxide layer such that the conductive layer is contained within a perimeter of the oxide layer; depositing a first terminal on the surface of the substrate such that the first terminal is co-planar with the oxide layer and is exposed along the surface of the substrate for surface mounting the capacitor; and depositing a second terminal on the conductive layer such that the second terminal is exposed along the surface of the substrate for surface mounting the capacitor, wherein the substrate comprises a first end surface and a second end surface that are perpendicular to the surface of substrate and that are spaced apart from one another along a Y-direction, and wherein the first terminal is disposed adjacent to the first end surface and the second terminal is disposed adjacent to the second end surface. 18. The method of claim 17 , wherein forming the oxide layer on the surface of the substrate comprises forming the oxide layer within a first portion of the surface of the substrate that is distinct from a second portion of the surface of the substrate that is free of the oxide layer; and depositing the first terminal comprises depositing the first terminal within the second portion of the surface of the substrate. 19. A circuit board comprising: a circuit board substrate having a mounting surface; a capacitor at least partially embedded within the circuit board substrate, the capacitor comprising: a substrate comprising a semiconductor material; an oxide layer formed on a surface of the substrate; a conductive layer formed over at least a portion of the oxide layer; a first terminal connected with the surf
of conductor-insulator-semiconductor capacitors, e.g. trench capacitors · CPC title
Conductor-insulator-semiconductor capacitors, e.g. MOS capacitors · CPC title
Thin- or thick-film capacitors {(thin- or thick-film circuits; capacitors without a potential-jump or surface barrier specially adapted for integrated circuits, details thereof, multistep manufacturing processes therefor)} · CPC title
Structural combinations of fixed capacitors with other electric elements, the structure mainly consisting of a capacitor, e.g. RC combinations · CPC title
Form of non-self-supporting electrodes · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.