Wafer cleaning apparatus and wafer cleaning method using the same

US12042828B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-12042828-B2
Application numberUS-202318299279-A
CountryUS
Kind codeB2
Filing dateApr 12, 2023
Priority dateSep 3, 2019
Publication dateJul 23, 2024
Grant dateJul 23, 2024

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A wafer cleaning apparatus is provided. The wafer cleaning apparatus includes comprising a chamber configured to be loaded with a wafer, a nozzle on the wafer and configured to provide liquid chemicals on an upper surface of the wafer, a housing under the wafer, a laser module configured to irradiate laser on the wafer, a transparent window disposed between the wafer and the laser module, and a controller configured to control on/off of the laser module, wherein the controller is configured to control repetition of turning the laser module on and off, and retain temperature of the wafer within a temperature range, and a ratio of time when the laser module is on in one cycle including on/off of the laser module is 30% to 50%.

First claim

Opening claim text (preview).

What is claimed is: 1. A method for cleaning a wafer, comprising: loading a wafer within a chamber including a housing spaced apart from and under the wafer; providing liquid chemicals on an upper surface of the wafer; irradiating laser to a lower surface of the wafer by turning on a laser module, the laser supplied external to the housing, the laser module being within the housing; retaining a temperature of the wafer within a temperature range by controlling an on/off state of the laser module; etching the wafer while the temperature of the wafer is retained within the temperature range; turning off the laser module after etching of the wafer completes; and unloading the wafer from the chamber. 2. The method of claim 1 , wherein the retaining temperature of the wafer within the temperature range includes a ratio of time the laser module is on is 30% to 50% in one cycle of the on/off state of the laser module. 3. The method of claim 1 , wherein the retaining temperature of the wafer within the temperature range includes the laser module being on 0.5 to 3 seconds in one cycle of the on/off state of the laser module. 4. The method of claim 1 , wherein the wafer includes a silicon oxide layer and a silicon nitride layer, and the etching the wafer etches the silicon nitride layer. 5. The method of claim 4 , wherein the etching the wafer comprises etching the silicon oxide layer and the silicon nitride layer, and regenerating the etched silicon oxide layer. 6. The method of claim 1 , wherein the temperature range of the wafer is 170° C. to 250° C. 7. The method of claim 1 , wherein the irradiating the laser to the lower surface of the wafer includes that the laser irradiated from the laser module penetrates through a transparent window formed between the laser module and the wafer and is irradiated to the lower surface of the wafer. 8. A method for cleaning a wafer, comprising: loading a wafer including a first layer and a second layer within a chamber including a housing spaced apart from and under the wafer; providing liquid chemicals on an upper surface of the wafer; irradiating laser to a lower surface of the wafer by turning on a laser module, the laser supplied external to the housing, the laser module being within the housing; retaining a temperature of the wafer within a temperature range by controlling an on/off state of the laser module, a ratio of time the laser module is on is 30% to 50% in one cycle of the on/off state of the laser module; and etching the second layer of the wafer while the temperature of the wafer is retained within the temperature range. 9. The method of claim 8 , wherein the first layer is a silicon oxide layer, and the second layer is a silicon nitride layer. 10. The method of claim 8 , wherein the etching the second layer comprises etching the first layer and the second layer, and regenerating the etched first layer. 11. The method of claim 8 , wherein the laser is irradiated entirely to the lower surface of the wafer. 12. The method of claim 8 , wherein the irradiating the laser to the lower surface of the wafer comprises irradiating a first laser irradiated from the laser module to the lower surface of the wafer, and irradiating a second laser, which is generated as the first laser sequentially reflects from the lower surface of the wafer and a reflecting plate formed within the chamber, to the lower surface of the wafer.

Assignees

Inventors

Classifications

  • characterised by a movable susceptor, stage or support, others than those only rotating on their own vertical axis, e.g. susceptors on a rotating carrousel · CPC title

  • Temperature monitoring · CPC title

  • Apparatus for thermal treatment · CPC title

  • for wet etching · CPC title

  • using mainly spraying means, e.g. nozzles · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US12042828B2 cover?
A wafer cleaning apparatus is provided. The wafer cleaning apparatus includes comprising a chamber configured to be loaded with a wafer, a nozzle on the wafer and configured to provide liquid chemicals on an upper surface of the wafer, a housing under the wafer, a laser module configured to irradiate laser on the wafer, a transparent window disposed between the wafer and the laser module, and a…
Who is the assignee on this patent?
Samsung Electronics Co Ltd
What technology area does this patent fall under?
Primary CPC classification H10P72/0422. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Jul 23 2024 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 7 related publications on this page (citations in our corpus or others sharing the same primary CPC).