Method of manufacturing a super junction structure and super junction structure

US12040358B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-12040358-B2
Application numberUS-202117454168-A
CountryUS
Kind codeB2
Filing dateNov 9, 2021
Priority dateNov 4, 2014
Publication dateJul 16, 2024
Grant dateJul 16, 2024

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A super junction structure includes a substrate, wherein the substrate has a first conductivity type. The super junction structure includes an epitaxial layer over the substrate, wherein the epitaxial layer has a second conductivity type opposite the first conductivity type. The super junction structure further includes a bury layer between the epitaxial layer and the substrate, wherein the bury layer has the second conductivity type. The super junction structure further includes a conductive pillar in the epitaxial layer, wherein the conductive pillar has the first conductivity type, sidewalls of the conductive pillar are angled with respect to a top-most surface of the epitaxial layer, a bottom surface of the conductive pillar is rounded, and a top-most surface of the conductive pillar is coplanar with the top-most surface of the epitaxial layer.

First claim

Opening claim text (preview).

What is claimed is: 1. A method of manufacturing a super junction structure, the method comprising: etching a material to define a trench, wherein the trench has a tapered profile; implanting dopants into borders of the trench to define a doped region surrounding the trench; depositing an undoped polymer material into the trench; and driving the dopants from the doped region into the undoped polymer material. 2. The method of claim 1 , wherein driving the dopants comprises performing a thermal process. 3. The method of claim 2 , wherein the thermal process produces a rounded bottom surface of the undoped polymer material. 4. The method of claim 1 , wherein implanting the dopants comprises implanting p-type dopants. 5. The method of claim 1 , further comprising forming the material over a substrate. 6. The method of claim 5 , wherein forming the material comprises epitaxially growing a semiconductor layer. 7. The method of claim 1 , wherein implanting the dopants comprises implanting the dopants into sidewalls and a bottom surface of the trench. 8. The method of claim 1 , wherein depositing the undoped polymer material comprises depositing polysilicon. 9. A method of manufacturing a super junction structure, the method comprising: etching an epitaxial layer to define a trench, wherein sidewalls of the trench are angled with respect to a top-most surface of the epitaxial layer, and a bottom surface of the trench is parallel to the top-most surface of the epitaxial layer; implanting dopants into borders of the trench to define a doped region, wherein the dopants have a different conductivity from the epitaxial layer; depositing a material in the trench, wherein depositing the material comprises depositing an undoped polymer material; and driving the dopants from the doped region into the material. 10. The method of claim 9 , wherein driving the dopants comprises performing a thermal process. 11. The method of claim 10 , wherein performing the thermal process comprises producing a rounded bottom surface of the material. 12. The method of claim 9 , further comprising planarizing the material in the trench. 13. The method of claim 9 , wherein implanting the dopants comprises implanting p-type dopants. 14. The method of claim 9 , wherein etching the epitaxial layer comprises etching the epitaxial layer using an etchant comprising at least one of carbon fluorides, sulfur hexafluoride, oxygen gas, helium, carbon chlorides, or argon. 15. The method of claim 9 , wherein depositing the undoped polymer material comprises depositing polysilicon. 16. A method of manufacturing a super junction structure, the method comprising: etching a material to define a trench, wherein the trench has a tapered profile, and the trench has a flat bottom surface; implanting dopants into borders of the trench to define a doped region surrounding the trench; depositing an undoped polymer material into the trench; and driving the dopants from the doped region into the undoped material. 17. The method of claim 16 , wherein driving the dopants into the undoped polymer material comprises changing the bottom surface to a curved bottom surface. 18. The method of claim 16 , wherein driving the dopants into the undoped polymer material comprise performing a thermal process. 19. The method of claim 16 , wherein implanting the dopants comprises performing a tilt implantation process and a vertical implantation process.

Assignees

Inventors

Classifications

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US12040358B2 cover?
A super junction structure includes a substrate, wherein the substrate has a first conductivity type. The super junction structure includes an epitaxial layer over the substrate, wherein the epitaxial layer has a second conductivity type opposite the first conductivity type. The super junction structure further includes a bury layer between the epitaxial layer and the substrate, wherein the bur…
Who is the assignee on this patent?
Taiwan Semiconductor Mfg Co Ltd
What technology area does this patent fall under?
Primary CPC classification H10D62/111. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Jul 16 2024 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 2 related publications on this page (citations in our corpus or others sharing the same primary CPC).