Wideband buffer with DC level shift and bandwidth extension for wired data communication
US-11349463-B2 · May 31, 2022 · US
US12028071B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-12028071-B2 |
| Application number | US-202217983300-A |
| Country | US |
| Kind code | B2 |
| Filing date | Nov 8, 2022 |
| Priority date | Nov 8, 2022 |
| Publication date | Jul 2, 2024 |
| Grant date | Jul 2, 2024 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
Embodiments of level shifters are disclosed. In an embodiment, a level shifter includes a transistor connected between an input terminal of the level shifter and an output terminal of the level shifter, a first resistor connected between a first terminal of the transistor and one of the input terminal of the level shifter and the output terminal of the level shifter, a capacitor connected between the input terminal of the level shifter and the output terminal of the level shifter, a current source connected between the output terminal of the level shifter and a fixed voltage, and a resistor divider connected between the first resistor and the output terminal of the level shifter.
Opening claim text (preview).
What is claimed is: 1. A level shifter comprising: a transistor connected between an input terminal of the level shifter and an output terminal of the level shifter; a first resistor connected between a first terminal of the transistor and the output terminal of the level shifter; a capacitor connected between the input terminal of the level shifter and the output terminal of the level shifter; a current source connected between the output terminal of the level shifter and a fixed voltage; and a resistor divider connected between the first resistor and the output terminal of the level shifter. 2. The level shifter of claim 1 , wherein the transistor and the first resistor are located in a first signal path for a low-frequency component of an input signal received at the input terminal of the level shifter, and wherein the capacitor is located in a second signal path for a high-frequency component of the input signal received at the input terminal of the level shifter. 3. The level shifter of claim 1 , wherein the resistor divider comprises a plurality of resistors and a plurality of switches connected to the resistors. 4. The level shifter of claim 1 , wherein the transistor comprises a source follower or an emitter follower. 5. The level shifter of claim 1 , wherein the level shifter is a single-ended level shifter. 6. The level shifter of claim 1 , wherein the level shifter is a differential level shifter. 7. A level shifter comprising: a transistor connected between an input terminal of the level shifter and an output terminal of the level shifter; a first resistor connected between a first terminal of the transistor and the output terminal of the level shifter; a capacitor connected between a second terminal of the transistor and the output terminal of the level shifter, wherein the capacitor is connected to the input terminal of the level shifter; a current source connected between the first resistor and ground; and a resistor divider connected between the first resistor and the output terminal of the level shifter, wherein the transistor and the first resistor are located in a first signal path for a low-frequency component of an input signal received at the input terminal of the level shifter, and wherein the capacitor is located in a second signal path for a high-frequency component of the input signal received at the input terminal of the level shifter. 8. The level shifter of claim 7 , wherein the resistor divider comprises a plurality of resistors and a plurality of switches connected to the resistors and ground. 9. The level shifter of claim 7 , wherein the transistor comprises a bipolar junction transistor (BJT), wherein the first terminal of the transistor comprises an emitter terminal of the BJT, and wherein the second terminal of the transistor comprises a base terminal of the BJT. 10. The level shifter of claim 9 , wherein a collector terminal of the BJT is connected to a supply voltage through a second resistor. 11. The level shifter of claim 7 , wherein the capacitor is connected to the first resistor through a second resistor and to the output terminal of the level shifter through a third resistor. 12. The level shifter of claim 11 , wherein the current source is connected to the first resistor and to the second resistor. 13. The level shifter of claim 7 , further comprising a second transistor coupled at one end to the current source and coupled at another end to the resistor divider through a second resistor. 14. The level shifter of claim 13 , wherein the capacitor is connected to the output terminal of the level shifter through a third resistor and to the second terminal of the transistor through a fourth resistor. 15. The level shifter of claim 14 , wherein the current source is connected to the second resistor and the capacitor through a fifth resistor. 16. The level shifter of claim 7 , further comprising a second resistor connected to the input terminal of the level shifter and a switch connected to the second resistor and to a supply voltage. 17. The level shifter of claim 7 , wherein the level shifter is a single-ended level shifter. 18. A differential level shifter comprising: a first transistor connected between a first input terminal of the differential level shifter and a first output terminal of the differential level shifter; a first resistor connected between a first terminal of the first transistor and the first output terminal of the differential level shifter; a first capacitor connected between a second terminal of the first transistor and the first output terminal of the differential level shifter, wherein the first capacitor is connected to the first input terminal of the differential level shifter; a first current source connected between the first resistor and ground; a second transistor connected between a second input terminal of the differential level shifter and a second output terminal of the differential level shifter; a second resistor connected between a first terminal of the second transistor and the second output terminal of the differential level shifter; a second capacitor connected between a second terminal of the second transistor and the second output terminal of the differential level shifter, wherein the second capacitor is connected to the second input terminal of the differential level shifter; a second current source connected between the second resistor and ground; and a resistor divider connected between the first resistor and the second resistor. 19. The differential level shifter of claim 18 , wherein the resistor divider comprises a plurality of resistors and a plurality of switches connected to the plurality of resistors and ground. 20. The differential level shifter of claim 18 , wherein the first transistor comprises a bipolar junction transistor (BJT), wherein the first terminal of the first transistor comprises an emitter terminal of the BJT, and wherein the second terminal of the first transistor comprises a base terminal of the BJT.
in bipolar transistor circuits · CPC title
using bipolar transistors · CPC title
in bipolar transistor circuits · CPC title
Interface arrangements · CPC title
Line equalisers; line build-out devices · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.