Display substrate, method of forming the same and display device
US-2021074788-A1 · Mar 11, 2021 · US
US12016221B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-12016221-B2 |
| Application number | US-202017298439-A |
| Country | US |
| Kind code | B2 |
| Filing date | Sep 2, 2020 |
| Priority date | Sep 2, 2020 |
| Publication date | Jun 18, 2024 |
| Grant date | Jun 18, 2024 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A display substrate, a method for manufacturing the display substrate and a display device are provided. The display substrate includes a display region and a non-display region surrounding the display region. The display substrate further includes: an organic functional layer including a first portion located in the display region and a second portion located in the non-display region. The second portion is provided with at least one isolation groove, and is partitioned into at least two separate sub-portions by the at least one isolation groove, and the at least two sub-portions are arranged sequentially along a first direction from the display region to a boundary of the display substrate.
Opening claim text (preview).
What is claimed is: 1. A display substrate, comprising: a display region and a non-display region surrounding the display region; wherein the display substrate further comprises: an organic functional layer comprising a first portion located in the display region and a second portion located in the non-display region, wherein the second portion is provided with at least one isolation groove, and is partitioned into at least two separate sub-portions by the at least one isolation groove, and the at least two sub-portions are arranged sequentially along a first direction from the display region to a boundary of the display substrate; wherein the second portion is provided with a first isolation groove and a second isolation groove, and the first isolation groove is located between the display region and the second isolation groove; the second portion is partitioned by the first isolation groove and the second isolation groove into a first sub-portion, a second sub-portion and a third sub-portion, and the first sub-portion, the second sub-portion and the third sub-portion are separate from each other, and are sequentially arranged in a spaced manner along the first direction; wherein the display substrate further comprises: a circuit structure located in the non-display region, wherein an orthographic projection of the circuit structure onto a base substrate of the display substrate is covered by an orthographic projection of the second sub-portion onto the base substrate; a first signal line structure located in the non-display region, wherein an orthographic projection of the first signal line structure onto the base substrate is covered by an orthographic projection of the first sub-portion onto the base substrate; a second signal line structure located in the non-display region, wherein an orthographic projection of the second signal line structure onto the base substrate is covered by an orthographic projection of the third sub-portion onto the base substrate; wherein along the first direction, both a width of the first sub-portion and a width of the third sub-portion are smaller than a width of the second sub-portion. 2. The display substrate according to claim 1 , wherein the at least one isolation groove surrounds the display region, each of the at least two sub-portions surrounds the display region, and the at least two sub-portions are arranged in a manner in which an outer sub-portion surrounds an inner sub-portion. 3. The display substrate according to claim 1 , wherein the circuit structure comprises a gate driver circuit, a test circuit, and a multiplexing circuit; the first signal line structure comprises a power signal line; and the second signal line structure comprises a test signal line and a clock signal line. 4. The display substrate according to claim 1 , wherein the organic functional layer comprises a first planarization layer, a second planarization layer and/or a pixel definition layer. 5. The display substrate according to claim 1 , further comprising an electrically conductive functional pattern located in the non-display region, wherein an orthographic projection of the at least one isolation groove onto a base substrate of the display substrate does not overlap an orthographic projection of the electrically conductive functional pattern onto the base substrate. 6. The display substrate according to claim 1 , further comprising an inorganic functional layer located in the non-display region, wherein an orthographic projection of the at least one isolation groove onto a base substrate of the display substrate overlaps an orthographic projection of the inorganic functional layer onto the base substrate. 7. A display device, comprising a display substrate, wherein the display substrate comprises: a display region and a non-display region surrounding the display region; the display substrate further comprises: an organic functional layer comprising a first portion located in the display region and a second portion located in the non-display region, wherein the second portion is provided with at least one isolation groove, and is partitioned into at least two separate sub-portions by the at least one isolation groove, and the at least two sub-portions are arranged sequentially along a first direction from the display region to a boundary of the display substrate; wherein the second portion is provided with a first isolation groove and a second isolation groove, and the first isolation groove is located between the display region and the second isolation groove; the second portion is partitioned by the first isolation groove and the second isolation groove into a first sub-portion, a second sub-portion and a third sub-portion, and the first sub-portion, the second sub-portion and the third sub-portion are separate from each other, and are sequentially arranged in a spaced manner along the first direction; wherein the display substrate further comprises: a circuit structure located in the non-display region, wherein an orthographic projection of the circuit structure onto a base substrate of the display substrate is covered by an orthographic projection of the second sub-portion onto the base substrate; a first signal line structure located in the non-display region, wherein an orthographic projection of the first signal line structure onto the base substrate is covered by an orthographic projection of the first sub-portion onto the base substrate; a second signal line structure located in the non-display region, wherein an orthographic projection of the second signal line structure onto the base substrate is covered by an orthographic projection of the third sub-portion onto the base substrate; wherein along the first direction, both a width of the first sub-portion and a width of the third sub-portion are smaller than a width of the second sub-portion. 8. The display device according to claim 7 , wherein the display device comprises a circular watch. 9. The display device according to claim 7 , wherein the at least one isolation groove surrounds the display region, each of the at least two sub-portions surrounds the display region, and the at least two sub-portions are arranged in a manner in which an outer sub-portion surrounds an inner sub-portion. 10. The display device according to claim 7 , wherein the circuit structure comprises a gate driver circuit, a test circuit, and a multiplexing circuit; the first signal line structure comprises a power signal line; and the second signal line structure comprises a test signal line and a clock signal line. 11. The display device according to claim 7 , wherein the organic functional layer comprises a first planarization layer, a second planarization layer and/or a pixel definition layer. 12. The display device according to claim 7 , further comprising an electrically conductive functional pattern located in the non-display region, wherein an orthographic projection of the at least one isolation groove onto a base substrate of the display substrate does not overlap an orthographic projection of the electrically conductive functional pattern onto the base substrate. 13. The display device according to claim 7 , further comprising an inorganic functional layer located in the non-display region, wherein an orthographic projection of the at least one isolation groove onto a base substrate of the display substrate overlaps an orthographic projection of the inorganic functional layer onto the base substrate. 14. A method for manufacturing a display substrate, wherein the display substrate comprises a display region and a non-display region surrounding the display
Encapsulations · CPC title
Passivation; Containers; Encapsulations · CPC title
Interconnections, e.g. wiring lines or terminals · CPC title
Insulating layers formed between TFT elements and OLED elements · CPC title
Manufacture or treatment · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.