Display apparatus

US10748974B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-10748974-B2
Application numberUS-201916386695-A
CountryUS
Kind codeB2
Filing dateApr 17, 2019
Priority dateAug 9, 2018
Publication dateAug 18, 2020
Grant dateAug 18, 2020

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A display apparatus includes a thin film transistor disposed in a display area of a substrate and a display device in the display area that is electrically connected to the thin film transistor, an encapsulation layer that protects the display device, at least one through portion formed in the display area that vertically penetrates the substrate and a plurality of layers stacked on the substrate, and a first groove and a second groove that are spaced apart from each other and that surround the at least one through portion. A flow-restriction portion is disposed in a region between the first groove and the second groove that protrudes upwards from the substrate and confines an organic encapsulation layer of the encapsulation layer.

First claim

Opening claim text (preview).

What is claimed is: 1. A display apparatus comprising: a substrate that includes a display area and a peripheral area outside the display area; a thin film transistor disposed in the display area of the substrate; a display device disposed in the display area that is electrically connected to the thin film transistor; an encapsulation layer that protects the display device; at least one through portion formed in the display area and that vertically penetrates the substrate and a plurality of layers stacked on the substrate; and a first groove and a second groove that are spaced apart from each other and that surround the at least one through portion, wherein the encapsulation layer comprises a first inorganic encapsulation layer, an organic encapsulation layer, and a second inorganic encapsulation layer sequentially stacked on each other, the first groove and the second groove partition a non-display area between the at least one through portion and the display area into a first region between the display area and the second groove, a second region between the first groove and the second groove, and a third region between the first groove and the at least one through portion, and a flow-restriction portion is disposed in the second region that protrudes upwards from the substrate that confines the organic encapsulation layer. 2. The display apparatus of claim 1 , wherein the thin film transistor comprises a semiconductor layer a gate electrode, a source electrode, and a drain electrode, and the plurality of layers comprise a gate insulating layer disposed between the semiconductor layer and the gate electrode, an interlayer insulating layer disposed between the gate electrode and the source and drain electrodes, a planarization layer on the thin film transistor, and a pixel defining layer disposed on the planarization layer that exposes a center portion of a pixel electrode of the display device, wherein the plurality of layers are disposed within the first region and the third region. 3. The display apparatus of claim 2 , wherein the flow-restriction portion comprises a same material as a material included in at least one of the planarization layer and the pixel defining layer. 4. The display apparatus of claim 2 , further comprising a first detection portion disposed on the pixel defining layer in the third region that protrudes upwards from an upper surface of the pixel defining layer. 5. The display apparatus of claim 2 , further comprising a second detection portion formed in an upper surface of the pixel defining layer in the third region, wherein the second detection portion has a concave shape indented in a thickness direction of the pixel defining layer. 6. The display apparatus of claim 2 , further comprising a third detection portion disposed on the pixel defining layer in the first region that protrudes upwards from an upper surface of the pixel defining layer. 7. The display apparatus of claim 2 , further comprising: a stepped portion formed in an end of the pixel defining layer in the first region that lowers a height of the pixel defining layer, and a fourth detection portion disposed on the stepped portion that protrudes upwards from the pixel defining layer. 8. The display apparatus of claim 2 , wherein the gate insulating layer and the interlayer insulating layer are disposed in the second region between the substrate and the flow-restriction portion. 9. The display apparatus of claim 1 , wherein the organic encapsulation layer fills an inside of the second groove, and the first inorganic encapsulation layer and the second inorganic encapsulation layer contact each other in the first groove. 10. The display apparatus of claim 1 , wherein the substrate comprises a first base layer, a first barrier layer, a second base layer, and a second barrier layer sequentially stacked on each other, each of the first groove and the second groove extends from the second barrier layer into a portion of the second base layer, and a width of an upper portion of the first groove is less than a width of the inside of the first groove, and a width of an upper portion of the second groove is less than a width of an inside of the second groove. 11. A display apparatus, the display apparatus comprising: a display area and a peripheral area outside the display area; a substrate that includes a first base layer, a first barrier layer, a second base layer, and a second barrier layer sequentially stacked on each other; a display device disposed on the second barrier layer in the display area; an encapsulation layer disposed on the display device and that protects the display device and extends from the display area into the peripheral area; a through portion formed in the display area that penetrates the display device in a thickness direction of the display device; a first groove that surrounds the through portion at a position spaced apart from the through portion; a second groove spaced apart from the first groove and that surrounds the first groove; and a flow-restriction portion disposed between the first groove and the second groove that protrudes upwards from the substrate, wherein each of the first groove and the second groove penetrates the second barrier layer into a portion of the second base layer, and the second groove is filled by an organic encapsulation layer of the encapsulation layer. 12. The display apparatus of claim 11 , wherein the display device comprises a pixel electrode, an opposite electrode, and an intermediate layer between the pixel electrode and the opposite electrode and that includes an emission layer, the display apparatus further comprises a thin film transistor that is electrically connected to the pixel electrode, a planarization layer disposed between the thin film transistor and the display device, and a pixel defining layer disposed on the planarization layer and that exposes a center portion of the pixel electrode, and the planarization layer and the pixel defining layer are disposed in a region between the through portion and the first groove and also in a region between the second groove and the display area. 13. The display apparatus of claim 12 , wherein the flow-restriction portion comprises a same material as a material included in at least one of the planarization layer and the pixel defining layer. 14. The display apparatus of claim 12 , further comprising a first detection portion disposed on the pixel defining layer in the region between the through portion and the first groove, wherein first detection portion protrudes upwards from an upper surface of the pixel defining layer. 15. The display apparatus of claim 12 , further comprising a second detection portion formed on an upper surface of the pixel defining layer in the region between the through portion and the first groove, wherein the second detection portion has a concave shape indented in a thickness direction of the pixel defining layer. 16. The display apparatus of claim 12 , further comprising a third detection portion disposed on the pixel defining layer in the region between the second groove and the display area, wherein the third detection portion protrudes upwards from an upper surface of the pixel defining layer. 17. The display apparatus of claim 12 , further comprising a stepped portion formed at an end of the pixel defining layer in the region between the second groove and the display area, wherein the stepped portion lowers a height of the pixel defining layer, and a fourth detection portion disposed on the stepped por

Assignees

Inventors

Classifications

  • H10P74/27Primary

    Structural arrangements therefor · CPC title

  • multilayered coatings having a repetitive structure, e.g. having multiple organic-inorganic bilayers · CPC title

  • Passivation; Containers; Encapsulations · CPC title

  • Constructional details · CPC title

  • Pixel-defining structures or layers, e.g. banks · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US10748974B2 cover?
A display apparatus includes a thin film transistor disposed in a display area of a substrate and a display device in the display area that is electrically connected to the thin film transistor, an encapsulation layer that protects the display device, at least one through portion formed in the display area that vertically penetrates the substrate and a plurality of layers stacked on the substra…
Who is the assignee on this patent?
Samsung Display Co Ltd
What technology area does this patent fall under?
Primary CPC classification H10P74/27. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Aug 18 2020 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 12 related publications on this page (citations in our corpus or others sharing the same primary CPC).