Array substrate and display device

US12013618B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-12013618-B2
Application numberUS-202217954646-A
CountryUS
Kind codeB2
Filing dateSep 28, 2022
Priority dateJun 4, 2018
Publication dateJun 18, 2024
Grant dateJun 18, 2024

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

An array substrate (10) and a display device (16) are provided, and the array substrate includes a base substrate (1) and includes a pixel array (1) and an auxiliary conductive structure (3) which are on the base substrate (1); the pixel array includes a plurality of pixel units (2) arranged in an array and a plurality of pixel electrodes (21), and each of the plurality of pixel units (2) includes at least one of the plurality of pixel electrodes (21); the auxiliary conductive structure (3) surrounds at least one of the plurality of pixel electrodes (21) and is insulated from the plurality of pixel electrodes (21); a resistivity of a material of the auxiliary conductive structure (3) is less than or equal to a resistivity of a material of the at least one of the plurality of the pixel electrodes (21). The auxiliary conductive structure (3) receives and transmits interfering charges around the pixel electrode (21), so that the interfering charges are kept away from the pixel electrode (21), and thereby interference of the interfering charges on the pixel electrode (21) is prevented or reduced.

First claim

Opening claim text (preview).

What is claimed is: 1. An array substrate, comprising: a base substrate, a pixel array and an auxiliary conductive structure which are on the base substrate, wherein the pixel array comprises a plurality of pixel units distributed in an array and a plurality of pixel electrodes, and each of the plurality of pixel units comprises at least one of the plurality of pixel electrodes; the auxiliary conductive structure surrounds at least one of the plurality of pixel electrodes and is insulated from the plurality of pixel electrodes; the array substrate further comprises: a plurality of gate lines and a plurality of data lines, provided on the base substrate and crossing each other to define the plurality of pixel units; the auxiliary conductive structure comprises a plurality of strip portions; the plurality of strip portions of the auxiliary conductive structure comprise: first strip portions extending along an extension direction of the plurality of gate lines; and second strip portions extending along an extension direction of the plurality of data lines; and a width of each first strip portion in a direction perpendicular to an extension direction of the first strip portions is greater than a width of each second strip portion in a direction perpendicular to an extension direction of the second strip portions. 2. The array substrate according to claim 1 , wherein distances from one of the first strip portions to two of the plurality of pixel electrodes adjacent to the one of the first strip portions are not equal; or distances from one of the second strip portions to two of the plurality of pixel electrodes adjacent to the one of the second strip portions are not equal; or distances from two adjacent ones of the first strip portions to a same one of the plurality of pixel electrodes between the two adjacent ones of the first strip portions are not equal; or distances from two adjacent ones of the second strip portions to a same one of the plurality of pixel electrodes between the two adjacent ones of the second strip portions are not equal. 3. The array substrate according to claim 1 , wherein a material of the auxiliary conductive structure has a resistivity less than or equal to a resistivity of a material of the at least one, surrounded by the auxiliary conductive structure, of the plurality of pixel electrodes. 4. The array substrate according to claim 1 , wherein the auxiliary conductive structure and the plurality of pixel electrodes are in a same layer. 5. The array substrate according to claim 1 , wherein a planar shape, viewed in a direction perpendicular to the base substrate, of the auxiliary conductive structure comprises a closed loop surrounding the at least one of the plurality of pixel electrodes. 6. The array substrate according to claim 5 , wherein the plurality of pixel units comprise a first pixel unit and a second pixel unit which are adjacent to each other; each of the first pixel unit and the second pixel unit comprises a first pixel electrode and a second pixel electrode of the plurality of pixel electrodes; the planar shape of the auxiliary conductive structure comprises the closed loop surrounding the second pixel electrode in the first pixel unit and the first pixel electrode in the second pixel unit. 7. The array substrate according to claim 1 , wherein the plurality of strip portions of the auxiliary conductive structure overlap at least a part of the plurality of gate lines and/or overlap at least a part of the plurality of data lines in a direction perpendicular to the base substrate. 8. The array substrate according to claim 1 , wherein each of the plurality of pixel units further comprises a thin film transistor connected with the at least one of the plurality of pixel electrodes; the auxiliary conductive structure covers at least a part of the thin film transistor. 9. The array substrate according to claim 1 , further comprising: a shield component between adjacent ones of the plurality of pixel units; and a color filter film array comprising a plurality of color filter films, wherein each of the plurality of pixel units comprises one of the plurality of color filter films; wherein the plurality of strip portions of the auxiliary conductive structure overlap the shield component in a direction perpendicular to the base substrate; the shield component is a black matrix or is a stack of two adjacent color filter films among the plurality of color filter films. 10. The array substrate according to claim 1 , further comprising a protrusion protruding in a direction away from the base substrate, wherein the protrusion is on the auxiliary conductive structure. 11. The array substrate according to claim 1 , further comprising a leading wire on the base substrate and further comprising data driver elements or gate driver elements which are on the base substrate, wherein the auxiliary conductive structure is grounded or is applied with a fixed voltage through the leading wire, and the leading wire is between adjacent ones of the data driver elements or adjacent ones of the gate driver elements. 12. A display device, comprising: the array substrate according to claim 1 ; an opposite substrate, opposing to the array substrate; a liquid crystal layer, provided between the array substrate and the opposite substrate; and a common electrode, provided on the array substrate and/or the opposite substrate, in which the common electrode and the plurality of pixel electrodes form an electric field to control deflection of liquid crystal molecules in the liquid crystal layer, wherein an electrical signal applied to the auxiliary conductive structure is same as an electrical signal applied to the common electrode. 13. An array substrate, comprising: a base substrate, a pixel array and an auxiliary conductive structure which are on the base substrate, wherein the pixel array comprises a plurality of pixel units distributed in an array and a plurality of pixel electrodes, and each of the plurality of pixel units comprises at least one of the plurality of pixel electrodes; the auxiliary conductive structure surrounds at least one of the plurality of pixel electrodes and is insulated from the plurality of pixel electrodes; the array substrate further comprises: a plurality of gate lines and a plurality of data lines, provided on the base substrate and crossing each other to define the plurality of pixel units; the auxiliary conductive structure comprises a plurality of strip portions; the plurality of strip portions of the auxiliary conductive structure comprise: first strip portions extending along a first direction; and second strip portions extending along a second direction; and a width of each first strip portion in a direction perpendicular to an extension direction of the first strip portions is greater than a width of each second strip portion in a direction perpendicular to an extension direction of the second strip portions. 14. The array substrate according to claim 13 , wherein distances from one of the first strip portions to two of the plurality of pixel electrodes adjacent to the one of the first strip portions are not equal; or distances from one of the second strip portions to two of the plurality of pixel electrodes adjacent to the one of the second strip portions are not equal; or distances from two adjacent ones of the first strip portions to a same one of the plurality of pixel electrodes between the two adjacent ones of the first strip portions are not equal; or distances from two adjacent ones of the second strip portions to a same one of the plurality of pixel

Assignees

Inventors

Classifications

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US12013618B2 cover?
An array substrate (10) and a display device (16) are provided, and the array substrate includes a base substrate (1) and includes a pixel array (1) and an auxiliary conductive structure (3) which are on the base substrate (1); the pixel array includes a plurality of pixel units (2) arranged in an array and a plurality of pixel electrodes (21), and each of the plurality of pixel units (2) inclu…
Who is the assignee on this patent?
Boe Technology Group Co Ltd
What technology area does this patent fall under?
Primary CPC classification G02F1/136286. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Jun 18 2024 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 10 related publications on this page (citations in our corpus or others sharing the same primary CPC).