Element substrate, liquid discharge head, and printing apparatus

US11981129B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-11981129-B2
Application numberUS-202217691281-A
CountryUS
Kind codeB2
Filing dateMar 10, 2022
Priority dateMar 12, 2021
Publication dateMay 14, 2024
Grant dateMay 14, 2024

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

An element substrate comprises a plurality of stages of shift registers that inputs and holds a serial data signal; a latch circuit that latches the serial data held by the shift registers; a decoder circuit that inputs an output of the latch circuit and outputs a selection signal for selecting a block of the print elements or the memory elements; and a mask circuit that masks the output of the selection signal for selecting the block of the memory elements from the decoder circuit in accordance with an input bit data signal. The block of the print elements or the memory elements includes a plurality of print elements or memory elements in which one element is selected in each of the plurality of groups.

First claim

Opening claim text (preview).

What is claimed is: 1. An element substrate, comprising: a plurality of groups of print elements; a plurality of groups of memory elements; a plurality of stages of shift registers configured to input and hold a serial data signal; a latch circuit configured to latch the serial data held by the shift registers; a decoder circuit configured to input an output of the latch circuit and output a selection signal for selecting a block of the print elements or the memory elements; and a mask circuit configured to mask the output of the selection signal for selecting the block of the memory elements from the decoder circuit in accordance with an input bit data signal, wherein the block of the print elements or the memory elements includes a plurality of print elements or memory elements in which one element is selected in each of the plurality of groups, and the memory elements are one time programmable memory elements, each of which stationary holds information and functions as a memory that can be programmed only once. 2. The substrate according to claim 1 , wherein the group of the print elements or the memory elements is selected by a part of the output of the latch circuit, and the selection signal for selecting the block of the print elements or the memory elements is a 1-bit signal obtained by the decoder circuit decoding a part of a rest of the output of the latch circuit. 3. The substrate according to claim 1 , wherein the bit data signal is a 1-bit data signal input via a data input terminal. 4. The substrate according to claim 1 , further comprising a clock input terminal configured to input a shift clock signal for inputting the serial data signal and inputting the serial data signal to the shift register. 5. The substrate according to claim 1 , further comprising a latch signal input terminal configured to input a latch signal for causing the latch circuit to latch the serial data. 6. The substrate according to claim 1 , wherein the mask circuit is configured to mask output of first bit data of the shift register to a first latch circuit of the latch circuit, and an output of the first latch circuit of the latch circuit is input to the decoder circuit as an output selection signal of the decoder circuit. 7. The substrate according to claim 6 , wherein the decoder circuit outputs the selection signal for selecting the block of the print elements when the mask circuit masks the first bit data of the shift register. 8. The substrate according to claim 1 , wherein the decoder circuit includes a multiplexer configured to input a data signal of a plurality of bits and output a 1-bit selection signal obtained by decoding the data signal of the plurality of bits. 9. The substrate according to claim 1 , wherein the print element includes an electrothermal transducer configured to generate heat by energization, a first transistor configured to energize and drive the electrothermal transducer, and a logic circuit configured to input a block selection signal for the print elements, a group selection signal for the print elements, and a control signal for the print elements and control driving of the first transistor. 10. The substrate according to claim 1 , wherein the memory element includes an anti-fuse element configured to perform write or read of information by energization, a second transistor configured to energize the anti-fuse element, and a logic circuit configured to input a block selection signal for the memory elements, a group selection signal for the memory elements, and a control signal for the memory elements and control driving of the second transistor. 11. A liquid discharge head comprising the element substrate defined in claim 1 . 12. A printing apparatus for performing printing using the liquid discharge head defined in claim 11 . 13. An element substrate, comprising: a plurality of groups of print elements; a plurality of groups of memory elements; a first control data supply circuit configured to output a selection signal for selecting a block of the print elements; and a second control data supply circuit configured to output a selection signal for selecting a block of the print elements and a selection signal for selecting a block of the memory elements; each of the first control data supply circuit and the second control data supply circuit including (i) a plurality of stages of shift registers configured to input and hold a serial data signal, (ii) a latch circuit configured to latch the serial data held by the shift registers and (iii) a decoder circuit configured to input an output of the latch circuit and output the selection signal for selecting the block of the print elements or the memory elements; and the second control data supply circuit including a mask circuit configured to mask the output of the selection signal for selecting the block of the memory elements from the decoder circuit in accordance with an input bit data signal, wherein the block of the print elements or the memory elements including a plurality of print elements or memory elements in which one element is selected in each of the plurality of groups, and the memory elements are one time programmable memory elements, each of which stationary holds information, and functions as a memory that can be programmed only once. 14. A liquid discharge head comprising the element substrate defined in claim 11 . 15. A printing apparatus for performing printing using the liquid discharge head defined in claim 14 . 16. An element substrate, comprising: a plurality of groups of print elements; a plurality of groups of memory elements; a first control data supply circuit configured to output a selection signal for selecting a block of the print elements; and a second control data supply circuit configured to output a selection signal for selecting a block of the print elements and a selection signal for selecting a block of the memory elements; each of the first control data supply circuit and the second control data supply circuit including (i) a plurality of stages of shift registers configured to input and hold a serial data signal, (ii) a latch circuit configured to latch the serial data held by the shift registers and (iii) a decoder circuit configured to input an output of the latch circuit and output the selection signal for selecting the block of the print elements or the memory elements; and the second control data supply circuit including a mask circuit configured to mask the output of the selection signal for selecting the block of the memory elements from the decoder circuit in accordance with the serial data signal input to the first control data supply circuit, wherein the block of the print elements or the memory elements includes a plurality of print elements or memory elements in which one element is selected in each of the plurality of groups, and the memory elements are One Time Programmable memory elements, each of which stationary holds information, and functions as a memory that can be programmed only once. 17. A liquid discharge head comprising the element substrate defined in claim 16 . 18. A printing apparatus for performing printing using the liquid discharge head defined in claim 17 .

Assignees

Inventors

Classifications

  • Specific driving circuit · CPC title

  • using history data · CPC title

  • controlling heads of a type not covered by groups B41J2/04575 - B41J2/04585, or of an undefined type · CPC title

  • G11C17/16Primary

    using electrically-fusible links · CPC title

  • Auxiliary circuits, e.g. for writing into memory · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US11981129B2 cover?
An element substrate comprises a plurality of stages of shift registers that inputs and holds a serial data signal; a latch circuit that latches the serial data held by the shift registers; a decoder circuit that inputs an output of the latch circuit and outputs a selection signal for selecting a block of the print elements or the memory elements; and a mask circuit that masks the output of the…
Who is the assignee on this patent?
Canon Kk
What technology area does this patent fall under?
Primary CPC classification B41J2/04541. Mapped technology areas include Operations & Transport.
When was this patent published?
Publication date Tue May 14 2024 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 2 related publications on this page (citations in our corpus or others sharing the same primary CPC).