FinFET varactor quality factor improvement

US11961836B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-11961836-B2
Application numberUS-201816147205-A
CountryUS
Kind codeB2
Filing dateSep 28, 2018
Priority dateSep 28, 2018
Publication dateApr 16, 2024
Grant dateApr 16, 2024

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

An integrated circuit structure comprises one or more fins extending above a surface of a substrate over an N-type well. A gate is over and in contact with the one or more fins. A second shallow N-type doping is below the gate and above the N-type well.

First claim

Opening claim text (preview).

What is claimed is: 1. An integrated circuit structure, comprising: a plurality of fins extending above a surface of a substrate along a first direction, the plurality of fins spaced apart from one another; a gate over the plurality of fins, the gate along a second direction substantially orthogonal with the first direction; an insulating layer that surrounds and is in contact with respective ones of the plurality of fins in-between the substrate and the gate; an N-type well located in the substrate below the plurality of fins; and an N-type doping in the substrate between the plurality of fins and the N-type well, the N-type doping extending vertically from the substrate to only a portion a height of the respective ones of the plurality of fins that extend above the surface of the substrate and below the gate, wherein the N-type doping has a doping concentration of 2e18-7e18. 2. The integrated circuit structure of claim 1 , wherein the second N type doping has a doping depth of 70-120 nm. 3. The integrated circuit structure of claim 1 , wherein the plurality of fins comprise a first set of fins having a first fin height and a second set of fins having a second fin height, where the second fin height is less than the first fin height. 4. The integrated circuit structure of claim 3 , wherein the first fin height and the second fin height are measured between the substrate and respective gates. 5. The integrated circuit structure of claim 4 , wherein the first fin height is 120-140 nm and the second fin height is 45-50 nm. 6. A FinFET varactor, comprising: an N-type well within a substrate; a plurality of fins along a first direction extending above a surface of the substrate over the N-type well, the plurality of fins spaced apart from one another; a plurality of gates over the plurality of fins that extend above the surface of a substrate, the plurality of gates along a second direction substantially orthogonal with the first direction; an insulating layer that surrounds and is in contact with respective ones of the plurality of fins in-between the substrate and the plurality of gates; and an N-type doping in the substrate between the plurality of fins and the N-type well, the N-type doping extending vertically from the substrate to only a portion a height of the respective ones of the plurality of fins that extend above the surface of the substrate and below the plurality of gates, wherein the N-type doping has a doping concentration of 2e18-7e18. 7. The FinFET varactor of claim 6 , wherein the N-type doping has a doping depth of 70-120 nm. 8. The FinFET varactor of claim 6 , wherein the plurality of fins comprise a first set of fins having a first fin height and a second set of fins having a second fin height, where the second fin height is less than the first fin height. 9. The FinFET varactor of claim 8 , wherein the first fin height and the second fin height are measured between the substrate and respective gates. 10. The FinFET varactor of claim 9 , wherein the first fin height is 120-140 nm and the second fin height is 45-50 nm.

Assignees

Inventors

Classifications

  • Variable-capacitance diodes, e.g. varactors · CPC title

  • of capacitors having potential barriers, e.g. varactors · CPC title

  • Conductor-insulator-semiconductor capacitors, e.g. MOS capacitors · CPC title

  • comprising FinFETs · CPC title

  • H10D84/215Primary

    of only varactors · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US11961836B2 cover?
An integrated circuit structure comprises one or more fins extending above a surface of a substrate over an N-type well. A gate is over and in contact with the one or more fins. A second shallow N-type doping is below the gate and above the N-type well.
Who is the assignee on this patent?
Intel Corp
What technology area does this patent fall under?
Primary CPC classification H10D84/215. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Apr 16 2024 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 3 related publications on this page (citations in our corpus or others sharing the same primary CPC).