Thin-film transistor and organic light-emitting display device including the same
US-2018012946-A1 · Jan 11, 2018 · US
US11943973B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-11943973-B2 |
| Application number | US-202017416417-A |
| Country | US |
| Kind code | B2 |
| Filing date | Nov 11, 2020 |
| Priority date | Nov 14, 2019 |
| Publication date | Mar 26, 2024 |
| Grant date | Mar 26, 2024 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
Disclosed are a preparation method of a display panel, a display panel and a displaying device. The display panel comprises a plurality of first-color subpixels, and each first-color subpixel comprises a base, the base comprising a first driving electrode and a second driving electrode; a flat layer disposed on the side, near the first driving electrode and the second driving electrode, of the base; a patterned passivation layer and at least one first electrode disposed on the side, away from the base, of the flat layer, the first electrode being connected with the first driving electrode through via holes penetrating the flat layer; and at least one second electrode disposed on the side, away from the base, of the passivation layer, the second electrode being connected with the second driving electrode through via holes penetrating the passivation layer and the flat layer.
Opening claim text (preview).
The invention claimed is: 1. A display panel, comprising a plurality of first-color subpixels, wherein each first-color subpixel comprises: a base, the base comprising a first driving electrode and a second driving electrode; a flat layer disposed on a side, near the first driving electrode and the second driving electrode, of the base; a patterned passivation layer and at least one first electrode disposed on the side, away from the base, of the flat layer, the first electrode being connected with the first driving electrode through via holes penetrating the flat layer; and at least one second electrode disposed on the side, away from the base, of the patterned passivation layer, the second electrode being connected with the second driving electrode through via holes penetrating the patterned passivation layer and the flat layer. 2. The display panel according to claim 1 , wherein there are multiple first electrodes and second electrodes, and front projections of the first electrodes on the base and the front projections of the second electrodes on the base are alternately arranged. 3. The display panel according to claim 2 , wherein a number of the first electrodes and a number of the second electrodes are the same. 4. The display panel according to claim 1 , wherein front projection of the first electrode on the base is adjacent to or partially overlaps with the front projection of an adjacent second electrode on the base. 5. The display panel according to claim 4 , wherein front projection of at least one of first electrodes on the base partially overlaps with the front projection of the adjacent second electrode on the base, and an overlapping width is less than or equal to 2 μm. 6. The display panel according to claim 1 , wherein a thickness of the patterned passivation layer is greater than or equal to 50 nm and less than or equal to 250 nm. 7. The display panel according to claim 1 , wherein the second electrode comprises a metal layer arranged on the side, away from the base, of the patterned passivation layer, and ITO covering the side, away from the base, of the metal layer, and the metal layer is made of at least one of Ag, AlNd and Al. 8. The display panel according to claim 1 , wherein the base comprises a substrate and a first thin film transistor and a second thin film transistor which are disposed on the side, near the flat layer, of the substrate, the first driving electrode is a source or drain of the first thin film transistor, and the second driving electrode is a source or drain of the second thin film transistor. 9. The display panel according to claim 1 , wherein shapes of front projections of the first electrode and the second electrode on the base are at least one of quadrangle, pentagon, hexagon and octagon. 10. The display panel according to claim 9 , wherein the front projections of the first electrode and the second electrode on the base are rectangular. 11. The display panel according to claim 1 , wherein each first-color subpixel further comprises a luminescent layer and a cathode which are disposed on the side, away from the base, of the first electrode and the second electrode, the luminescent layer is discontinuous at a junction of the first electrode and the second electrode, and the first electrode and the second electrode are anodes. 12. The display panel according to claim 1 , wherein the base further comprises a third driving electrode; a first passivation layer disposed on the side, away from the base, of the second electrode; and at least one third electrode disposed on the side, away from the base, of the first passivation layer, the third electrode being connected with the third driving electrode through via holes penetrating the first passivation layer, the patterned passivation layer and the flat layer. 13. The display panel according to claim 12 , wherein the base further comprises a fourth driving electrode; a second passivation layer disposed on the side, away from the base, of the third electrode; and at least one fourth electrode disposed on the side, away from the base, of the second passivation layer, the fourth electrode being connected with the fourth driving electrode through via holes penetrating the second passivation layer, the first passivation layer, the patterned passivation layer and the flat layer. 14. The display panel according to claim 13 , wherein front projections of the at least one first electrode, the at least one second electrode, the at least one third electrode and the at least one fourth electrode on the base are distributed in an array along a first direction and a second direction, and the first direction and the second direction intersect. 15. The display panel according to claim 14 , wherein the front projections of the at least one first electrode, the at least one second electrode, the at least one third electrode and the at least one fourth electrode on the base are alternately arranged in the first direction. 16. The display panel according to claim 14 , wherein the combination of the front projections of the at least one first electrode, the at least one second electrode, the at least one third electrode and the at least one fourth electrode on the base is a continuously extending pattern. 17. A displaying device, comprising the display panel according to claim 1 . 18. A preparation method of a display panel, wherein the display panel comprises a plurality of first-color subpixels, the preparation method of the display panel comprises preparing each first-color subpixel, and preparing each first-color subpixel comprises: providing a base, wherein the base comprises a first driving electrode and a second driving electrode; forming a flat layer on a side, near the first driving electrode and the second driving electrode, of the base; forming at least one first electrode on the side, away from the base, of the flat layer, wherein the first electrode is connected with the first driving electrode through via holes penetrating the flat layer; and sequentially forming a passivation layer and at least one second electrode on the side, away from the base, of the flat layer, wherein the second electrode is connected with the second driving electrode through via holes penetrating the passivation layer and the flat layer. 19. The preparation method according to claim 18 , wherein sequentially forming the passivation layer and at least one second electrode on the side, away from the base, of the flat layer comprises: forming passivation material layers on the side, away from the base, of the flat layer and the side, away from the base, of the first electrode; forming at least one second electrode on the side, away from the base, of the passivation material layer by a patterning process, wherein a front projection of the second electrode on the base is adjacent to or partially overlaps with the front projection of an adjacent first electrode on the base; and removing the passivation material layer on the side, away from the base, of the first electrode through dry etching by a self-alignment process to obtain the passivation layer. 20. The preparation method according to claim 18 , wherein the preparation method further comprises: forming a luminescent layer on the side, away from the base, of the first electrode and the second electrode, wherein the luminescent layer is discontinuous at a junction of the first electrode and the second electrode; and forming a cathode on the side, away from the base, of the luminescent layer in a coverin
Reflective anodes, e.g. ITO combined with thick metallic layers · CPC title
characterised by their shape · CPC title
Connection of the pixel electrodes to the thin film transistors [TFT] · CPC title
Reflective anodes, e.g. ITO combined with thick metallic layers · CPC title
Insulating layers formed between TFT elements and OLED elements · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.