Antenna module

US11909099B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-11909099-B2
Application numberUS-202117517874-A
CountryUS
Kind codeB2
Filing dateNov 3, 2021
Priority dateJul 17, 2018
Publication dateFeb 20, 2024
Grant dateFeb 20, 2024

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

An antenna module includes an antenna substrate including an antenna pattern; a semiconductor package disposed on a lower surface of the antenna substrate, electrically connected to the antenna substrate, and having a semiconductor chip embedded therein; and an electronic component disposed at a side of the antenna substrate, electrically connected to the antenna substrate, and spaced apart from the semiconductor package by a predetermined distance. The antenna module includes a connection substrate connected to a portion of the antenna substrate, the connection substrate having an extension portion extending outward from the side of the antenna substrate, and the electronic component is disposed on the extension portion of the connection substrate to electrically connect to an inner wiring layer of the antenna substrate.

First claim

Opening claim text (preview).

What is claimed is: 1. An antenna module comprising: an antenna substrate including an antenna pattern; a semiconductor package disposed on a lower surface of the antenna substrate, electrically connected to the antenna substrate, and having at least one semiconductor chip embedded therein; and an electronic component disposed at a side of the antenna substrate, electrically connected to the antenna substrate, and spaced apart from the semiconductor package by a predetermined distance, wherein the antenna module further comprises a connection substrate connected to a portion of the antenna substrate, the connection substrate having an extension portion extending outward from the side of the antenna substrate, and the electronic component is disposed on the extension portion of the connection substrate to electrically connect to an inner wiring layer of the antenna substrate, wherein the semiconductor package includes a frame having a first through-hole, a first semiconductor chip of the at least one semiconductor chip disposed in the first through-hole and having a first active surface having first connection pads disposed thereon, an encapsulant covering the first semiconductor chip and filling the first through-hole, and a connection structure disposed on the frame and the first active surface of the first semiconductor chip and including redistribution layers electrically connected to the first connection pads. 2. The antenna module of claim 1 , wherein the electronic component has a thickness greater than a thickness of the at least one semiconductor chip. 3. The antenna module of claim 1 , wherein the electronic component includes a passive component. 4. The antenna module of claim 1 , wherein the connection substrate is a flexible printed circuit board (FPCB) or a rigid-flexible PCB (RFPCB) connected to the lower surface of the antenna substrate through a low melting point metal. 5. The antenna module of claim 1 , wherein the connection substrate is a flexible printed circuit board (FPCB) or a rigid-flexible PCB (RFPCB) integrated with the antenna substrate. 6. The antenna module of claim 1 , wherein the at least one semiconductor chip includes a radio frequency integrated circuit (RFIC) and a power management integrated circuit (PMIC). 7. The antenna module of claim 6 , wherein at least one passive component is further embedded in the semiconductor package. 8. The antenna module of claim 1 , wherein the electronic component is a power inductor (PI). 9. The antenna module of claim 1 , wherein the thickness of the electronic component is greater than a thickness of the semiconductor package. 10. The antenna module of claim 1 , wherein the semiconductor package includes the frame having the first through-hole, the first semiconductor chip disposed in the first through-hole and having the first active surface having the first connection pads disposed thereon and a first inactive surface opposing the first active surface, the encapsulant covering at least portions of each of the frame and the first inactive surface of the first semiconductor chip and filling at least portions of the first through-hole, and the connection structure disposed on the frame and the first active surface of the first semiconductor chip and including the redistribution layers electrically connected to the first connection pads. 11. The antenna module of claim 10 , wherein the frame further has a second through-hole spaced apart from the first through-hole and a third through-hole spaced apart from the first through-hole and the second through-hole, a second semiconductor chip is disposed in the second through-hole, the second semiconductor chip having a second active surface having second connection pads disposed thereon and a second inactive surface opposing the second active surface, and a passive component is disposed in the third through-hole. 12. The antenna module of claim 11 , wherein the frame includes a metal layer disposed on walls of the first through-hole, the second through-hole and the third through-hole and extending to a lower surface of the frame, and the semiconductor package further includes a backside metal layer disposed on a lower surface of the encapsulant and backside metal vias penetrating through the encapsulant and connecting the backside metal layer to the metal layer of the frame. 13. The antenna module of claim 10 , wherein the frame includes an insulating layer, a first wiring layer disposed on an upper surface of the insulating layer, a second wiring layer disposed on a lower surface of the insulating layer, and connection vias penetrating through the insulating layer and electrically connecting the first wiring layer to the second wiring layer. 14. The antenna module of claim 13 , wherein the semiconductor package further includes a backside wiring layer disposed on a lower surface of the encapsulant and backside connection vias penetrating through the encapsulant and connecting the backside wiring layer to the second wiring layer of the frame. 15. The antenna module of claim 10 , wherein the frame includes a first insulating layer, a first wiring layer disposed on an upper surface of the first insulating layer, a second wiring layer disposed on a lower surface of the first insulating layer, a second insulating layer disposed on the upper surface of the first insulating layer and covering the first wiring layer, a third wiring layer disposed on an upper surface of the second insulating layer, a third insulating layer disposed on the lower surface of the first insulating layer and covering the second wiring layer, a fourth wiring layer disposed on a lower surface of the third insulating layer, first connection vias penetrating through the first insulating layer and electrically connecting the first wiring layer to the second wiring layer, second connection vias penetrating through the second insulating layer and electrically connecting the first wiring layer to the third wiring layer, and third connection vias penetrating through the third insulating layer and electrically connecting the second wiring layer to the fourth wiring layer. 16. The antenna module of claim 10 , wherein the frame includes a first insulating layer, a first wiring layer embedded in an upper side of the first insulating layer so that an upper surface of the first wiring layer is exposed, a second wiring layer disposed on a lower surface of the first insulating layer, a second insulating layer disposed on the lower surface of the first insulating layer and covering the second wiring layer, a third wiring layer disposed on a lower surface of the second insulating layer, first connection vias penetrating through the first insulating layer and electrically connecting the first wiring layer to the second wiring layer, and second connection vias penetrating through the second insulating layer and electrically connecting the second wiring layer to the third wiring layer. 17. An antenna module comprising: an antenna substrate including an antenna pattern; a semiconductor package disposed on a lower surface of the antenna substrate, electrically connected to the antenna substrate, and having at least one semiconductor chip embedded therein; and an electronic component disposed at a side of the antenna substrate, electrically connected to the antenna substrate, and spaced apart from the semiconductor package by a predetermined distance, wherein the antenna module further comprises a connection substrate connected to the lower surface of the antenna substrate, the connection substrate having an extension portio

Assignees

Inventors

Classifications

  • the arrangements being between laterally adjacent chips, e.g. walls between chips · CPC title

  • Fan-in layouts · CPC title

  • Fan-out layouts · CPC title

  • for antennas · CPC title

  • for passive devices or passive elements · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US11909099B2 cover?
An antenna module includes an antenna substrate including an antenna pattern; a semiconductor package disposed on a lower surface of the antenna substrate, electrically connected to the antenna substrate, and having a semiconductor chip embedded therein; and an electronic component disposed at a side of the antenna substrate, electrically connected to the antenna substrate, and spaced apart fro…
Who is the assignee on this patent?
Samsung Electronics Co Ltd
What technology area does this patent fall under?
Primary CPC classification H10W44/20. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Feb 20 2024 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 9 related publications on this page (citations in our corpus or others sharing the same primary CPC).