Proximity sensor with integrated als
US-2019154801-A1 · May 23, 2019 · US
US11894339B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-11894339-B2 |
| Application number | US-202017121198-A |
| Country | US |
| Kind code | B2 |
| Filing date | Dec 14, 2020 |
| Priority date | Dec 14, 2020 |
| Publication date | Feb 6, 2024 |
| Grant date | Feb 6, 2024 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A method of manufacturing a sensor device includes obtaining a semiconductor die structure comprising a transmitter and a receiver. Then, a first sacrificial stud is affixed to the transmitter and a second sacrificial stud is affixed to the receiver. The semiconductor die is affixed to a lead frame, and pads on the semiconductor die structure are wirebonded to the lead frame. The lead frame, the semiconductor die structure, and the wirebonds are encapsulated in a molding compound, while the tops of the first and second sacrificial studs are left exposed. The first and second sacrificial studs prevent the molding compound from encapsulating the transmitter and the receiver, and are removed to expose the transmitter in a first cavity and the receiver in a second cavity. In some examples, the semiconductor die structure includes a first semiconductor die comprising the transmitter and a second semiconductor die comprising the receiver.
Opening claim text (preview).
What is claimed is: 1. A method, comprising: forming a first structure on a first circuit; forming a second structure on a second circuit; encapsulating the first and second circuits and at least a part of the first and second structures with a molding compound; removing the first structure from the molding compound to form a first cavity over the first circuit; removing the second structure from the molding compound to form a second cavity over the second circuit; and forming a second material different from the molding compound in at least part of one of the first and second cavities. 2. The method of claim 1 , wherein the first circuit is on a first semiconductor die, the second circuit is on a second semiconductor die, and encapsulating the first and second circuits includes encapsulating the first and second semiconductor dies. 3. The method of claim 1 , wherein the molding compound is a first molding compound, and the second material includes a second molding compound. 4. The method of claim 1 , wherein the first circuit includes a light transmitter, the second circuit includes a light receiver, and the second material transmits light. 5. The method of claim 1 , wherein the molding compound provides a barrier between the first and second cavities. 6. The method of claim 1 , each of the first and second structures includes a respective tapered stud. 7. The method of claim 1 , wherein each of the first and second structures has a respective polygon shape or a respective circular shape. 8. The method of claim 1 , wherein each of the first and second structures includes a metal, and the first and second structures are removed with etching. 9. The method of claim 1 , wherein each of the first and second structures includes a plastic or photoresist, and the first and second structures are removed by a solvent. 10. The method of claim 1 , further comprising: affixing the first structure on the first circuit with a first adhesive; affixing the second structure on the second circuit with a second adhesive; removing the first adhesive with a first solvent; and removing the second adhesive with a second solvent. 11. The method of claim 1 , wherein the first structure covers the first circuit entirely, and the second structure covers the second circuit entirely. 12. The method of claim 1 , wherein each of the first and second structures includes a respective ring. 13. The method of claim 1 , wherein each of the first and second structures includes a respective cylindrical stud. 14. The method of claim 1 , further comprising: attaching one or more semiconductor dies including the first and second circuits on a lead frame; and forming electrical connections between the first and second circuits and the lead frame, wherein encapsulating the first and second circuits with a molding compound includes encapsulating the one or more semiconductor dies, the lead frame, and the electrical connections with the molding compound.
characterised by their shape or disposition · CPC title
Die-attach connectors and bond wires · CPC title
between a chip and a stacked lead frame, conducting package substrate or heat sink · CPC title
between laterally-adjacent chips · CPC title
between a chip and a stacked lead frame, conducting package substrate or heat sink · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.