Fault-tolerant operation of a current converter

US11876440B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-11876440-B2
Application numberUS-202118020864-A
CountryUS
Kind codeB2
Filing dateJun 25, 2021
Priority dateAug 12, 2020
Publication dateJan 16, 2024
Grant dateJan 16, 2024

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A method for operating an electronic module which includes at least three semiconductor elements is disclosed. In the event of a defect of one of the semiconductor elements, by targeted control of at least two of the other semiconductor elements, a current is conducted via the defective semiconductor element in order to destroy or disconnect the defective semiconductor element or a weak point associated with the defective semiconductor element. This current is distributed to the semiconductor elements which are controlled in a targeted manner.

First claim

Opening claim text (preview).

The invention claimed is: 1. A method for operating an electronic module comprising at least three semiconductor elements, the electronic module comprising at least six semiconductor elements disposed in three half-bridges, each having an upper branch and a lower branch, the method comprising: passing a current, in the event of a defect in one of the semiconductor elements, via the defective semiconductor element by selectively activating at least two of the remaining semiconductor elements in order to destroy or open-circuit the defective semiconductor element or a weak point associated with the defective semiconductor element, wherein this current is distributed between the selectively activated semiconductor elements; selectively actuating, in the event of a defect in one of the semiconductor elements in the upper branch in one of the half-bridges, the two semiconductor elements in the upper branch of the other two half-bridges in order to destroy or open-circuit the defective semiconductor element or the weak point associated with the defective semiconductor element; and selectively actuating, in the event of a defect in one of the semiconductor elements in the lower branch in one of the half-bridges, the two semiconductor elements in the lower branch of the other two half-bridges in order to destroy or open-circuit the defective semiconductor element or the weak point associated with the defective semiconductor element. 2. The method of claim 1 , further comprising operating an electronic module designed to rectify or convert an AC voltage having three phases. 3. The method of claim 1 , further comprising selectively activating the two semiconductor elements at a time at which voltage ratios present on the respective phases not affected by the defective semiconductor element are the same as on the phase affected by the defective semiconductor element, or within a tolerance range around said time when said voltage ratios are substantially equal. 4. The method of claim 3 , further comprising activating the two semiconductor elements on the respective phases not affected by the defective semiconductor element at the time so that a short-circuit current flows which is divided between the two semiconductor elements, while the full short-circuit current flows via the defective semiconductor element. 5. The method of the claim 1 , further comprising repeating the selective activation of the two semiconductor elements until the defective semiconductor element or the weak point associated with the defective semiconductor element is destroyed or open-circuited. 6. A device comprising: an electronic module comprising at least three semiconductor elements, the electronic module comprising at least six semiconductor elements disposed in three half-bridges, each having an upper branch and a lower branch; and a control device designed to detect defects in the semiconductor elements and configured to pass a current, in the event of a defect, in one of the semiconductor elements, via the defective semiconductor element by selectively activating at least two of the remaining semiconductor elements in order to destroy or open-circuit the defective semiconductor element or a weak point associated with the defective semiconductor element, wherein this current is distributed between the selectively activated semiconductor elements; selectively actuate, in the event of a defect in one of the semiconductor elements in the upper branch in one of the half-bridges, the two semiconductor elements in the upper branch of the other two half-bridges in order to destroy or open-circuit the defective semiconductor element or the weak point associated with the defective semiconductor element; and selectively actuate, in the event of a defect in one of the semiconductor elements in the lower branch in one of the half-bridges, the two semiconductor elements in the lower branch of the other two half-bridges in order to destroy or open-circuit the defective semiconductor element or the weak point associated with the defective semiconductor element. 7. The device of claim 6 , wherein the weak point is designed as a bond wire of the semiconductor element, sized so as to carry a predetermined operating current and a current exceeding it within a predetermined limit, but not a short-circuit current or a repeatedly applied short-circuit current. 8. The device of claim 6 , wherein the weak point is designed as a narrowing of a copper layer at a connection of the semiconductor element on a printed circuit board.

Assignees

Inventors

Classifications

  • H02M1/325Primary

    with means for allowing continuous operation despite a fault, i.e. fault tolerant converters · CPC title

  • in a bridge configuration · CPC title

  • H02M1/32Primary

    Means for protecting converters other than automatic disconnection · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US11876440B2 cover?
A method for operating an electronic module which includes at least three semiconductor elements is disclosed. In the event of a defect of one of the semiconductor elements, by targeted control of at least two of the other semiconductor elements, a current is conducted via the defective semiconductor element in order to destroy or disconnect the defective semiconductor element or a weak point a…
Who is the assignee on this patent?
Siemens Ag
What technology area does this patent fall under?
Primary CPC classification H02M1/325. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Jan 16 2024 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 11 related publications on this page (citations in our corpus or others sharing the same primary CPC).