Display device
US-2020052008-A1 · Feb 13, 2020 · US
US11815771B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-11815771-B2 |
| Application number | US-202217964921-A |
| Country | US |
| Kind code | B2 |
| Filing date | Oct 13, 2022 |
| Priority date | Nov 5, 2021 |
| Publication date | Nov 14, 2023 |
| Grant date | Nov 14, 2023 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A display panel includes a first substrate and multiple pixel structures. The pixel structure includes at least one active element, at least one pixel electrode, a first common electrode, and a second common electrode. The at least one pixel electrode includes a first sub-electrode, a second sub-electrode, and a third sub-electrode. The first sub-electrode is electrically connected to one of the at least one corresponding active element and the second sub-electrode. The third sub-electrode is electrically connected to the second sub-electrode. The first sub-electrode, the second sub-electrode, and the third sub-electrode are different layers. The first common electrode is disposed between the first sub-electrode and the first substrate, and overlaps the first sub-electrode. The second common electrode is disposed between the first sub-electrode and the third sub-electrode, and overlaps the first sub-electrode and the third sub-electrode. The second sub-electrode and the second common electrode are the same film layer.
Opening claim text (preview).
What is claimed is: 1. A display panel, comprising: a first substrate; a plurality of scan lines and a plurality of data lines disposed on the first substrate, wherein the plurality of scan lines intersect the plurality of data lines to define a plurality of pixel areas; and a plurality of pixel structures disposed in the plurality of pixel areas and electrically connected to the plurality of data lines and the plurality of scan lines, wherein each of the plurality of pixel structures comprises: at least one active element; at least one pixel electrode, comprising: a first sub-electrode electrically connected to a corresponding one of the at least one active element; a second sub-electrode electrically connected to the first sub-electrode; and a third sub-electrode electrically connected to the second sub-electrode, wherein the first sub-electrode, the second sub-electrode, and the third sub-electrode are different film layers; a first common electrode disposed between the first sub-electrode and the first substrate and overlapping the first sub-electrode; and a second common electrode disposed between the first sub-electrode and the third sub-electrode and overlapping the first sub-electrode and the third sub-electrode, wherein the second sub-electrode and the second common electrode are the same film layers, and are electrically insulated from each other, and the second common electrode has a first opening overlapping the second sub-electrode of the at least one pixel electrode and a second opening overlapping the at least one active element. 2. The display panel according to claim 1 , further comprising: a first insulation layer disposed between the first sub-electrode and the first common electrode, wherein the first sub-electrode, at least a part of the first insulation layer, and the first common electrode form a first storage capacitor. 3. The display panel according to claim 1 , further comprising: a second insulation layer disposed between the first sub-electrode and the second common electrode, wherein the first sub-electrode, at least a part of the second insulation layer, and the second common electrode form a second storage capacitor. 4. The display panel according to claim 3 , wherein the second insulation layer has a first opening hole overlapping the first sub-electrode, the second sub-electrode is disposed on the second insulation layer, and a part of the second sub-electrode extends into the first opening hole and covers a surface of the first sub-electrode exposed by the first opening hole. 5. The display panel according to claim 4 , further comprising: a third insulation layer disposed between the second common electrode and the third sub-electrode, wherein the third sub-electrode, at least a part of the third insulation layer, and the second common electrode form a third storage capacitor. 6. The display panel according to claim 5 , wherein the third insulation layer has a second opening hole overlapping the first opening hole, and the third sub-electrode is disposed on the third insulation layer, and is electrically connected to the second sub-electrode through the second opening hole. 7. The display panel according to claim 1 , wherein the second common electrodes of two adjacent pixel structures of the plurality of pixel structures are electrically connected to each other through a connecting line, and the connecting line overlaps a part of one of the plurality of data lines disposed between the two adjacent pixel structures. 8. The display panel according to claim 1 , wherein the second common electrodes of the plurality of pixel structures are electrically connected to each other and overlap the plurality of scan lines and the plurality of data lines. 9. The display panel according to claim 1 , further comprising: a second substrate disposed opposite to the first substrate; a third common electrode disposed on a surface of the second substrate facing the first substrate; and a liquid crystal layer disposed between the third sub-electrode and the second substrate, wherein the third sub-electrode is a reflective electrode. 10. A display panel, comprising: a first substrate; a plurality of scan lines and a plurality of data lines disposed on the first substrate, wherein the plurality of scan lines intersect the plurality of data lines to define a plurality of pixel areas; and a plurality of pixel structures disposed in the plurality of pixel areas and electrically connected to the plurality of data lines and the plurality of scan lines, wherein each of the plurality of pixel structures comprises: at least one active element; at least one pixel electrode, comprising: a first sub-electrode electrically connected to a corresponding one of the at least one active element; a second sub-electrode electrically connected to the first sub-electrode; and a third sub-electrode electrically connected to the second sub-electrode, wherein the first sub-electrode, the second sub-electrode, and the third sub-electrode are different film layers; a first common electrode disposed between the first sub-electrode and the first substrate and overlapping the first sub-electrode; and a second common electrode disposed between the first sub-electrode and the third sub-electrode and overlapping the first sub-electrode and the third sub-electrode, wherein the second sub-electrode and the second common electrode are the same film layers, and are electrically insulated from each other, and the third sub-electrode of the at least one pixel electrode covers the at least one active element, one of the plurality of data lines, and one of the plurality of scan lines. 11. A display panel, comprising: a first substrate; a plurality of scan lines and a plurality of data lines disposed on the first substrate, wherein the plurality of scan lines intersect the plurality of data lines to define a plurality of pixel areas; and a plurality of pixel structures disposed in the plurality of pixel areas and electrically connected to the plurality of data lines and the plurality of scan lines, wherein each of the plurality of pixel structures comprises: at least one active element; at least one pixel electrode, comprising: a first sub-electrode electrically connected to a corresponding one of the at least one active element; a second sub-electrode electrically connected to the first sub-electrode; and a third sub-electrode electrically connected to the second sub-electrode, wherein the first sub-electrode, the second sub-electrode, and the third sub-electrode are different film layers; a first common electrode disposed between the first sub-electrode and the first substrate and overlapping the first sub-electrode; and a second common electrode disposed between the first sub-electrode and the third sub-electrode and overlapping the first sub-electrode and the third sub-electrode, wherein the second sub-electrode and the second common electrode are the same film layers, and are electrically insulated from each other, the at least one pixel electrode comprises a first pixel electrode, a second pixel electrode, and a third pixel electrode, the second pixel electrode and the third pixel electrode are electrically connected to each other, the at least one active element comprises a first active element and a second active element, the plurality of scan lines comprise a first scan line and a second scan line, the first active element is electrically connected to one of the plurality of data lines, the first pixel electrode, and the first scan line, the second active element is electrically connected to the one of the plurality of data lines, the second pixel electrode, the third
Interconnections, e.g. scanning lines · CPC title
wherein the TFTs are in active matrices · CPC title
of multiple TFTs · CPC title
integrated with passive devices, e.g. auxiliary capacitors · CPC title
Storage capacitors associated with the pixel electrode · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.