Field plate and isolation structure for high voltage device
US-2021296451-A1 · Sep 23, 2021 · US
US11798998B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-11798998-B2 |
| Application number | US-202217895042-A |
| Country | US |
| Kind code | B2 |
| Filing date | Aug 24, 2022 |
| Priority date | Feb 9, 2021 |
| Publication date | Oct 24, 2023 |
| Grant date | Oct 24, 2023 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A semiconductor device includes a semiconductor substrate, a gate structure, a source region, a drain region, and a plurality of field plates. The gate structure is disposed on the semiconductor substrate. The source region and the drain region are disposed in the semiconductor substrate and located at two opposite sides of the gate structure in a first direction respectively. The field plates are disposed on the semiconductor substrate. Each of the field plates is partly located above the gate structure and partly located between the gate structure and the drain region. The gate structure is electrically connected with at least one of the field plates, and the source region is electrically connected with at least one of the field plates.
Opening claim text (preview).
What is claimed is: 1. A semiconductor device, comprising: a semiconductor substrate; a gate structure disposed on the semiconductor substrate; a source region and a drain region, wherein the source region and the drain region are disposed in the semiconductor substrate and located at two opposite sides of the gate structure in a first direction respectively; and field plates disposed on the semiconductor substrate, wherein each of the field plates is partly located above the gate structure and partly located between the gate structure and the drain region, the gate structure is electrically connected with at least one of the field plates, and the source region is electrically connected with at least one of the field plate, wherein a dimension of the field plate electrically connected with the gate structure is different from a dimension of the field plate electrically connected with the source region.
of only insulated-gate FETs [IGFET] · CPC title
Lateral DMOS [LDMOS] FETs · CPC title
comprising multiple field plate segments · CPC title
of cellular field-effect devices, e.g. multicellular DMOS transistors or IGBTs · CPC title
comprising LDMOS · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.