Semiconductor wafer processing system

US11769673B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-11769673-B2
Application numberUS-202117176156-A
CountryUS
Kind codeB2
Filing dateFeb 15, 2021
Priority dateFeb 15, 2021
Publication dateSep 26, 2023
Grant dateSep 26, 2023

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

The embodiments herein relate to methods for processing a wafer through a semiconductor wafer processing system and an apparatus. According to an aspect of the present disclosure, a system for processing a semiconductor wafer is provided. The system includes a heating system, a pressure control system, and a gas flow system. The heating system is configured for heating a chuck. The pressure control system is configured for setting an internal chamber pressure. The gas flow system is configured for inflowing a gas in the process chamber to increase the internal chamber pressure to at least a base pressure. The heating system heats the chuck after the internal chamber pressure reaches the base pressure set by the pressure control system.

First claim

Opening claim text (preview).

What is claimed is: 1. A system for processing a semiconductor wafer, the system comprising: a heating system for heating a chuck; a pressure control system for setting an internal chamber pressure of a process chamber to a pressure level higher than an ambient pressure; and a gas flow system for inflowing a gas in the process chamber to increase the internal chamber pressure, wherein the heating system heats the chuck after the internal chamber pressure reaches at least a base pressure set by the pressure control system. 2. The system of claim 1 , wherein the pressure control system controls the amount of gas inflowing to the process chamber from the gas flow system. 3. The system of claim 1 , wherein the internal chamber pressure is set to a pressure level lower than a process pressure of a wafer processing operation. 4. The system of claim 1 , wherein the internal chamber pressure is set to a process pressure of a wafer processing operation. 5. The system of claim 1 , wherein the heating system comprises a heating element in the chuck. 6. The system of claim 1 , wherein the gas comprises a process gas for a wafer processing operation. 7. The system of claim 1 , wherein the gas comprises an inert gas. 8. The system of claim 1 , wherein the gas comprises deuterium. 9. A method for processing a semiconductor wafer, the method comprising: providing a process chamber having a chuck therein; setting an internal chamber pressure to at least a base pressure higher than an ambient pressure; and heating the chuck after the process chamber reaches the base pressure. 10. The method of claim 9 , wherein setting the internal chamber pressure comprises inflowing a gas into the process chamber. 11. The method of claim 9 , wherein internal chamber pressure is set to a pressure level lower than a process pressure for a wafer processing operation. 12. The method of claim 9 , wherein the internal chamber pressure is set to a process pressure of a wafer processing operation. 13. The method of claim 9 , wherein heating the chuck comprises activating a heating element in the chuck. 14. The method of claim 9 , further comprising performing a high-pressure wafer processing operation on the wafer. 15. A semiconductor processing tool, the tool comprising: a process chamber for a high-pressure wafer processing operation, wherein an internal chamber pressure can be set to at least a base pressure higher than an ambient pressure; and a chuck in the process chamber, the chuck having grooves in the chuck surface that terminate in the chuck, wherein when a wafer is placed on the chuck, air pockets are formed in the grooves having an air pressure lower than the base pressure. 16. The tool of claim 15 , wherein the chuck further comprises a heating element, the heating element is activated after the internal chamber pressure reaches the base pressure. 17. The tool of claim 15 , wherein the high-pressure wafer processing operation comprises a diffusion process. 18. The tool of claim 15 , wherein the high-pressure wafer processing operation comprises an annealing process.

Assignees

Inventors

Classifications

  • characterised by the mechanical construction of the susceptor, stage or support · CPC title

  • mainly by conduction · CPC title

  • H10P95/90Primary

    Thermal treatments, e.g. annealing or sintering · CPC title

  • characterised by edge profile or support profile · CPC title

  • characterised by a plurality of individual support members, e.g. support posts or protrusions · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US11769673B2 cover?
The embodiments herein relate to methods for processing a wafer through a semiconductor wafer processing system and an apparatus. According to an aspect of the present disclosure, a system for processing a semiconductor wafer is provided. The system includes a heating system, a pressure control system, and a gas flow system. The heating system is configured for heating a chuck. The pressure con…
Who is the assignee on this patent?
Globalfoundries Us Inc
What technology area does this patent fall under?
Primary CPC classification H10P95/90. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Sep 26 2023 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 4 related publications on this page (citations in our corpus or others sharing the same primary CPC).