Silicon carbide semiconductor device, power converter, method of manufacturing silicon carbide semiconductor device, and method of manufacturing power converter

US11637184B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-11637184-B2
Application numberUS-201816473251-A
CountryUS
Kind codeB2
Filing dateJan 11, 2018
Priority dateMar 6, 2017
Publication dateApr 25, 2023
Grant dateApr 25, 2023

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A drift layer is formed of silicon carbide and has a first conductivity type. A trench bottom protective layer is provided on a bottom portion of a gate trench and has a second conductivity type. A depletion suppressing layer is provided between a side surface of the gate trench and the drift layer, extends from a lower portion of a body region up to a position deeper than the bottom portion of the gate trench, has the first conductivity type, and has an impurity concentration of the first conductivity type higher than that of the drift layer. The impurity concentration of the first conductivity type of the depletion suppressing layer is reduced as the distance from the side surface of the gate trench becomes larger.

First claim

Opening claim text (preview).

The invention claimed is: 1. A silicon carbide semiconductor device, comprising: a drift layer formed of silicon carbide, having a first conductivity type; a body region provided on the drift layer, having a second conductivity type different from the first conductivity type; a source region provided on the body region, having the first conductivity type; a gate insulating film provided inside at least one gate trench reaching a position deeper than the body region in a depth direction, facing the body region and the source region, the gate trench having a width direction perpendicular to the depth direction; a gate electrode provided inside the gate trench, facing the body region with the gate insulating film interposed therebetween; a source electrode electrically connected to the source region; a trench bottom protective layer being in contact with a bottom portion of the gate trench, having the second conductivity type with an impurity concentration higher than that of the body region; and a depletion suppressing layer provided between a side surface of the gate trench and the drift layer in the width direction, being in contact with a side surface of the trench bottom protective layer, extending from a lower portion of the body region up to a position deeper than the bottom portion of the gate trench, having the first conductivity type, and having an impurity concentration of the first conductivity type higher than that of the drift layer, and wherein the impurity concentration of the first conductivity type of the depletion suppressing layer is reduced as the distance from the side surface of the gate trench becomes larger, and an impurity concentration of an entirety of the drift layer is lower than that of an entirety of the depletion suppressing layer, and a width of the trench bottom protective layer is smaller than a width of the gate trench. 2. The silicon carbide semiconductor device according to claim 1 , further comprising: a high impurity concentration region disposed between the body region and the depletion suppressing layer in the depth direction, being in contact with the drift layer, having the first conductivity type, and having an impurity concentration of the first conductivity type higher than that of the drift layer. 3. The silicon carbide semiconductor device according to claim 1 , wherein the at least one gate trench includes a plurality of gate trenches and the plurality of gate trenches include a pair of gate trenches adjacent to each other in a cross section, and the drift layer has a portion extending from a side surface of the depletion suppressing layer provided on one of the pair of gate trenches up to a side surface of the depletion suppressing layer provided on the other one of the pair of gate trenches. 4. A silicon carbide semiconductor device, comprising: a drift layer formed of silicon carbide, having a first conductivity type; a body region provided on the drift layer, having a second conductivity type different from the first conductivity type; a source region provided on the body region, having the first conductivity type; a gate insulating film provided inside at least one gate trench reaching a position deeper than the body region in a depth direction, facing the body region and the source region, the gate trench having a width direction perpendicular to the depth direction; a gate electrode provided inside the gate trench, facing the body region with the gate insulating film interposed therebetween; a source electrode electrically connected to the source region; a trench bottom protective layer being in contact with a bottom portion of the gate trench, having the second conductivity type with an impurity concentration higher than that of the body, region; a depletion suppressing layer provided between a side surface of the gate trench and the drill layer in the width direction, being in contact with a side surface of the trench bottom protective layer, extending from a lower portion of the body region up to a position deeper than the bottom portion of the gate trench, having the first conductivity type, and having an impurity concentration of the first conductivity type higher than that of the drift layer, and a high impurity concentration region disposed between the body region and the depletion suppressing layer in the depth direction, being in contact with the drift layer, having the first conductivity type, and having an impurity concentration of the first conductivity type higher than that of the drift layer, wherein the impurity concentration of the first conductivity type of the depletion suppressing layer is reduced as the distance from the side surface of the gate trench becomes larger, and an impurity concentration of an entirety of the drift layer is lower than that of an entirety of the depletion suppressing layer.

Assignees

Inventors

Classifications

  • into crystalline silicon carbide · CPC title

  • characterised by the angle between the ion beam and the crystal planes or the main crystal surface (characterised by the angle between the ion beam and the mask H10P30/221) · CPC title

  • having a recessed gate, e.g. trench-gate IGBTs · CPC title

  • Etching a recess in the emitter region  (having a recessed gate H10D12/038) · CPC title

  • using recessing of the gate electrodes, e.g. to form trench gate electrodes · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US11637184B2 cover?
A drift layer is formed of silicon carbide and has a first conductivity type. A trench bottom protective layer is provided on a bottom portion of a gate trench and has a second conductivity type. A depletion suppressing layer is provided between a side surface of the gate trench and the drift layer, extends from a lower portion of a body region up to a position deeper than the bottom portion of…
Who is the assignee on this patent?
Mitsubishi Electric Corp
What technology area does this patent fall under?
Primary CPC classification H10D12/481. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Apr 25 2023 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).