Multilayer ceramic capacitor and method of manufacturing the same
US-2024339268-A1 · Oct 10, 2024 · US
US11610741B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-11610741-B2 |
| Application number | US-202117453339-A |
| Country | US |
| Kind code | B2 |
| Filing date | Nov 2, 2021 |
| Priority date | Nov 3, 2020 |
| Publication date | Mar 21, 2023 |
| Grant date | Mar 21, 2023 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A stacked solid electrolytic capacitor is provided in the present disclosure. The stacked solid electrolytic capacitor includes a capacitive module, a conductive module and a packaging structure. The capacitive module includes capacitive units stacked up sequentially. The conductive module includes a positive terminal, a negative terminal and at least one anti-oxidizing layer. The positive terminal is electrically connected to one of the capacitive units. The negative terminal is electrically connected to the one of the capacitive units through a conductive paste layer. The at least one anti-oxidizing layer is arranged between the negative terminal and the conductive paste layer. The packaging structure surrounds the capacitive module and the conductive module. Therefore, it is difficult for an oxide layer forming between the negative terminal and the capacitive units, and the equivalent series resistance of the stacked solid electrolytic capacitor can be reduced.
Opening claim text (preview).
What is claimed is: 1. A stacked solid electrolytic capacitor, comprising: a capacitive module, wherein the capacitive module comprises a plurality of capacitive units stacked up sequentially, and each of the plurality of capacitive units comprises: a positive portion, wherein the positive portions of the plurality of capacitive units are electrically connected to each other, and the positive portions are bent toward a side of the capacitive module; and a negative portion, wherein the negative portions of the plurality of capacitive units are electrically connected to each other; a conductive module, comprising: a positive terminal, electrically connected to the positive portion of one of the plurality of capacitive units from the side of the capacitive module; a negative terminal, electrically connected to the negative portion of the one of the plurality of capacitive units through a conductive paste layer; and at least one anti-oxidizing layer, arranged between the negative terminal and the conductive paste layer; and a packaging structure, surrounding the capacitive module and the conductive module, wherein the positive terminal and the negative terminal are partially uncovered by the packaging structure; wherein the at least one anti-oxidizing layer comprises a first anti-oxidizing layer and a second anti-oxidizing layer, the first anti-oxidizing layer and the second anti-oxidizing layer are stacked up sequentially along a direction from the negative terminal toward the conductive paste layer, the first anti-oxidizing layer is made of palladium, and the second anti-oxidizing layer is made of gold; and wherein a thickness of the first anti-oxidizing layer is 40 nm-100 nm, and a thickness of the second anti-oxidizing layer is 100 nm. 2. The stacked solid electrolytic capacitor of claim 1 , wherein the positive terminal and the negative terminal are made of copper or copper-zinc alloy. 3. The stacked solid electrolytic capacitor of claim 1 , wherein the conductive module further comprises a nickel layer, and the nickel layer is arranged between the negative terminal and the first anti-oxidizing layer. 4. The stacked solid electrolytic capacitor of claim 3 , wherein a thickness of the nickel layer is 0.1 μm-5 μm. 5. The stacked solid electrolytic capacitor of claim 1 , wherein an interfacial resistance between the negative terminal and the conductive paste layer is less than 1 mΩ. 6. An integrated circuit product, comprising the stacked solid electrolytic capacitor of claim 1 . 7. An electronic product, comprising the stacked solid electrolytic capacitor of claim 1 .
Housing; Encapsulation · CPC title
specially adapted for solid capacitors · CPC title
Structural combinations {or circuits} for modifying, or compensating for, electric characteristics of electrolytic capacitors · CPC title
Structural combinations of electrolytic capacitors, rectifiers, detectors, switching devices, light-sensitive or temperature-sensitive devices with each other · CPC title
Multiple capacitors, i.e. structural combinations of fixed capacitors · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.