Active bias circuit
US-2022006533-A1 · Jan 6, 2022 · US
US11601202B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-11601202-B2 |
| Application number | US-202117365374-A |
| Country | US |
| Kind code | B2 |
| Filing date | Jul 1, 2021 |
| Priority date | Jul 1, 2020 |
| Publication date | Mar 7, 2023 |
| Grant date | Mar 7, 2023 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
Active bias circuits for integrated devices are described. In one example, an active bias circuit includes a voltage control element to establish a control voltage, an active bias device to provide a power bias responsive to the control voltage, and a compensation circuit connected to the active bias device. The compensation circuit can be configured to set output impedance and compensate for parasitic capacitance of the active bias device. In another embodiment, the voltage control element can be omitted, and a control voltage can be relied upon to directly control the power bias output provided by the active bias device. The active bias circuit can be used to power a driver of an integrated optical transmitter, in one example, among other possible applications.
Opening claim text (preview).
What is claimed is: 1. An active bias circuit, comprising: a voltage control element to establish a control voltage; an active bias device to provide a power bias from a power supply based on the control voltage; and a compensation circuit coupled to receive the power bias from the active bias device, the compensation circuit configured to set an output impedance of the active bias circuit and to compensate for parasitic capacitance of the active bias device. 2. The active bias circuit of claim 1 , further comprising a current source connected in series with the voltage control element, to establish the control voltage across the voltage control element. 3. The active bias circuit of claim 1 , further comprising a high-pass filter between the voltage control element and the active bias device, the high-pass filter setting low frequency operation for the active bias circuit. 4. The active bias circuit of claim 3 , wherein: the active bias circuit comprises an active bias transistor; and the high-pass filter comprises a resistor-capacitor (RC) network between the voltage control element and a gate of the active bias transistor. 5. The active bias circuit of claim 1 , wherein the compensation circuit comprises a parallel arrangement of a resistor and an inductor coupled in series between the active bias circuit and the driver. 6. The active bias circuit of claim 1 , further comprising a bypass resistor coupled in parallel with the active bias device. 7. The active bias circuit of claim 6 , wherein: the voltage control element comprises a voltage control resistor; and a resistance of the voltage control resistor is greater than a resistance of the bypass resistor. 8. The active bias circuit of claim 1 , further comprising a high frequency shunt coupled between the power supply and ground. 9. An optical transmitter, comprising: a laser diode; a bias circuit configured to provide a power bias, the bias circuit comprising: a voltage control element to establish a control voltage; and an active bias device to provide the power bias based on the control voltage; a compensation circuit coupled to receive the power bias from the active bias device; and a driver coupled to receive the power bias from the compensation circuit and configured to provide a driving bias to the laser diode based on input data. 10. The optical transmitter of claim 9 , wherein the compensation circuit is coupled in series between the active bias device and the driver. 11. The optical transmitter of claim 10 , wherein the compensation circuit comprises a parallel arrangement of a resistor and an inductor coupled in series between the active bias device and the driver. 12. The optical transmitter of claim 10 , wherein the compensation circuit is configured to set an output impedance of the active bias device and to compensate for parasitic capacitance of the active bias device. 13. The optical transmitter of claim 9 , wherein the optical transmitter further comprises a current source connected in series with the voltage control element, to establish the control voltage across the voltage control element. 14. The optical transmitter of claim 9 , wherein the optical transmitter further comprises a high-pass filter between the voltage control element and the active bias device, the high-pass filter setting low frequency operation for the active bias device. 15. The optical transmitter of claim 14 , wherein: the bias circuit comprises an active bias transistor; and the high-pass filter comprises a resistor-capacitor (RC) network between the voltage control element and a gate of the active bias transistor. 16. The optical transmitter of claim 14 , wherein the bias circuit further comprises a bypass resistor coupled in parallel with the active bias device. 17. The optical transmitter of claim 16 , wherein: the voltage control element comprises a voltage control resistor; and a resistance of the voltage control resistor is greater than a resistance of the bypass resistor. 18. The optical transmitter of claim 9 , further comprising a high frequency shunt coupled between a power supply and ground. 19. An active bias circuit, comprising: a voltage control element; a current source connected in series with the voltage control element, to establish a control voltage across the voltage control element; an active bias device to provide a power bias from a power supply based on the control voltage; a high-pass filter coupled between the voltage control element and the active bias device; and a compensation circuit coupled to receive the power bias from the active bias device, the compensation circuit configured to set an output impedance of the active bias circuit and to compensate for parasitic capacitance of the active bias device. 20. The active bias circuit of claim 19 , wherein the compensation circuit comprises a parallel arrangement of a resistor and an inductor.
to control the modulator DC bias · CPC title
using direct modulation · CPC title
Power control · CPC title
Intensity modulators (intra-cavity modulators H01S5/0625) · CPC title
including resistors (H03H7/075, H03H7/09, H03H7/12, H03H7/13 take precedence) · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.